Product Specification

(Preliminary)

Part Name: OEL Display Module

Customer Part ID:

WiseChip Part ID: UC-1602ASYCG01
Doc No.: SAS1-0V002-A



From: WiseChip Semiconductor Inc.	
Approved by	

WiseChip Semiconductor Inc.

8, Kebei RD 2, Science Park, Chu-Nan, Taiwan 350, R.O.C.

Notes

- 1. Please contact WiseChip Semiconductor Inc. before assigning your product based on this module specification
- 2. The information contained herein is presented merely to indicate the characteristics and performance of our products. No responsibility is assumed by WiseChip Semiconductor Inc. for any intellectual property claims or other problems that may result from application based on the module described herein.



Doc. No: SAS1-0V002-A

Revised History

Part Number	Revision	Revision Content	Revised on
UC-1602ASYCG01	Α	New	March 1, 2011



Doc. No: SAS1-0V002-A

Contents

$R\epsilon$	evision History	
Co	ntents	ii
1.	Basic Specifications	1~6
	1.1 Display Specifications	1
	1.2 Mechanical Specifications	1
	1.3 Active Area / Address Mapping & Character Construction	1
	1.4 Mechanical Drawing	2
	1.5 Pin Definition	3
	1.6 Block Diagram	5
	1.6.1 Low Voltage I/O Application	5
	1.6.2 5V I/O Application	6
	Absolute Maximum Ratings	
<i>3</i> .	Optics & Electrical Characteristics	
	3.1 Optics Characteristics	8
	3.2 DC Characteristics	
	3.3 AC Characteristics	
	3.3.1 68XX-Series MPU Parallel Interface Timing Characteristics	9
	3.3.2 80XX-Series MPU Parallel Interface Timing Characteristics	11
	3.3.3 Serial Interface Timing Characteristics	12
	3.3.3 Serial Interface Timing Characteristics	13
4.	Functional Specification	4~22
	4.1 Commands	
	4.2 Power down and Power up Sequence	
	4.2.1 Power up Sequence	
	4.2.2 Power down Sequence	
	4.3 Reset Circuit	
	4.4 Actual Application Example	
	4.4.1 Low Voltage I/O Application	
	4.4.2 5V I/O Application	
	4.5 Built-in CGROM (Character Generator ROM)	
	4.6 Self-Defined CGRAM (Character Generator RAM)	
5.	Reliability	
	5.1 Contents of Reliability Tests	
_	5.2 Failure Check Standard	
6.	Outgoing Quality Control Specifications	
	6.1 Environment Required	
	6.2 Sampling Plan	
	6.3 Criteria & Acceptable Quality Level	
	6.3.1 Cosmetic Check (Display Off) in Non-Active Area	
	6.3.2 Cosmetic Check (Display Off) in Active Area	
_	6.3.3 Pattern Check (Display On) in Active Area	
	Package Specifications	
8.	Precautions When Using These OEL Display Modules	
	8.1 Handling Precautions	
	8.2 Storage Precautions	
	8.3 Designing Precautions	30



8.4 Precautions when disposing of the OEL display modules	30
8.5 Other Precautions	31
Warranty	31
Natica	2.

Doc. No: SAS1-0V002-A

CONFIDENTIAL

Doc. No: SAS1-0V002-A

1. Basic Specifications

1.1 Display Specifications

1) Display Mode: Passive Matrix

2) Display Color: Monochrome (Yellow)

3) Drive Duty: 1/16 Duty

1.2 Mechanical Specifications


1) Outline Drawing: According to the annexed outline drawing

2) Number of Characters: 16 Characters (5×8) × 2 Lines 3) Panel Size: $68.50 \times 17.50 \times 2.00$ (mm)

3) Panel Size: 68.50 × 17.50 × 2.00
 4) Active Area: 56.22 × 11.52 (mm)
 5) Character Pitch: 3.55 × 5.95 (mm)
 6) Character Size: 2.97 × 5.57 (mm)
 7) Pixel Pitch: 0.60 × 0.70 (mm)
 8) Pixel Size: 0.57 × 0.67 (mm)

9) Weight: 4.98 (g)

1.3 Active Area / Address Mapping & Character Construction




Address Mapping

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Line 1	00h	01h	02h	03h	04h	05h	06h	07h	08h	09h	0Ah	0Bh	0Ch	0Dh	0Eh	0Fh
Line 2	40h	41h	42h	43h	44h	45h	46h	47h	48h	49h	4Ah	4Bh	4Ch	4Dh	4Eh	4Fh

Doc. No: SAS1-0V002-A

1.4 Mechanical Drawing



he drawing contained herein is the exclusive property of WiseChip. It is not allowed to copy, reproduce and or disclose in any formars without permission of WiseChip.



1.5 Pin Definition

Pin Number	Symbol	1/0	Function						
Power Suppl	y								
7	VDD	Р	Power Supply for Logic Circuit This is a voltage supply pin which is supplied externally or regulated internally. A capacitor should be connected between this pin and V_{SS} under all circumstances. When internal V_{DD} is disabled, this is a power input pin. It must be connected to V_{DDIO} or external source and always be equal to or lower than V_{DDIO} . (Low Voltage I/O Application) When internal V_{DD} is enabled, it is regulated internally from V_{DDIO} . (5V I/O Application)						
8	VDDIO	Р	Power Supply for Interface Logic Level This is a voltage supply pin. It should match with the MCU interface voltage level and must be connected to external source						
3	VSS	Р	Ground of OEL System This is a ground pin. It also acts as a reference for the logic pins, the OEL driving voltages, and the analog circuits. It must be connected to external ground.						
32	VCC	Р	Power Supply for OEL Panel This is the most positive voltage supply pin of the chip. It must be connected to external source.						
Driver									
26	IREF	I	Current Reference for Brightness Adjustment This pin is segment current reference pin. A resistor should be connected between this pin and V_{SS} . Set the current at 15 μ A.						
31	VCOMH	P	Voltage Output High Level for COM Signal This pin is the input pin for the voltage output high level for COM signals. A capacitor should be connected between this pin and V _{SS} . Voltage Output Low Level for SEG Signal This is segment voltage reference pin. When external V _{SL} is not used, this pin should be left open. When external V _{SL} is used, this pin should connect with resistor and diode to						
External IC (Communica	tion	ground.						
External IC C	ommunica	iion	General Purpose Input/Output						
12	GPIO	I/O	This pin could be left open individually or have signal inputted/outputted. It is able to use as the external DC/DC converter circuit enabled/disabled control or other applications.						
Configuration	n								
4	REGVDD	I	5V I/O Regulator Configuration This is internal V _{DD} regulator selection pin in 5V I/O application mode. When this pin is pulled "Low", internal V _{DD} regulator is disabled. (Low Voltage I/O Application) When this pin is pulled "High", internal V _{DD} regulator is enabled. (5V I/O Application)						
5	SHLC	I	Scanning Direction for COM Signal This pin is used to determine COM output scanning direction. It can still be programmable and defined by fundamental command.						
6	SHLS	I	Mapping Direction for SEG Signal This pin is used to change the mapping between the display data column address and the segment driver. It can still be programmable and defined by fundamental command.						
27 28	ROM0 ROM1	I	Built-in Character ROM Selection These pins are used to select the appropriate character ROM. See the following table & Section 4.5: ROM 0 ROM1 ROM A (Page 19) 0 0 ROM B (Page 20) 1 0 ROM C (Page 21) 0 1 Software Selectable 1 1 It can still be programmable and defined by extended command.						



1.5 Pin Definition (Continued)


Pin Number	Symbol	1/0	Function
Configuration	n (Continue	ed)	
29 30	OPR0 OPR1	I	Character ROM/RAM Management These pins are used to manage the character number of character generator. See the following table & Section 4.6: CGROM CGRAM OPRO OPR1 240 8 0 0 248 8 1 0 250 6 0 1 256 0 1 1 It can still be programmable and defined by extended command.
Interface		ı	,
9 10 11	BS0 BS1 BS2	I	Communicating Protocol Selection These pins are MCU interface selection input. See the following table: BS0 BS1 BS2 I²C 0 1 0 SPI 0 0 0 4-bit 68XX Parallel 1 0 1 4-bit 80XX Parallel 1 1 1 8-bit 68XX Parallel 0 0 1 8-bit 80XX Parallel 0 1 1
14	RES#	I	Power Reset for Controller and Driver This pin is reset signal input. When the pin is low, initialization of the chip is executed.
13	CS#	I	Chip Select This pin is the chip select input. The chip is enabled for MCU communication only when CS# is pulled low. Data/Command Control
15	D/C#	I	This pin is Data/Command control pin. When the pin is pulled high, the input at D7~D0 is treated as display data. When the pin is pulled low, the input at D7~D0 will be transferred to the command register. For detail relationship to MCU interface signals, please refer to the Timing Characteristics Diagrams. When the pin is pulled high and serial interface mode is selected, the data at SDIN is treated as data. When it is pulled low, the data at SDIN will be transferred to the command register. In I ² C mode, this pin acts as SAO for slave address selection.
17	E/RD#	I	Read/Write Enable or Read This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled high and the CS# is pulled low. When connecting to an 80XX-microprocessor, this pin receives the Read (RD#) signal. Data read operation is initiated when this pin is pulled low and CS# is pulled low.
16	R/W#	I	Read/Write Select or Write This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Pull this pin to "High" for read mode and pull it to "Low" for write mode. When 80XX interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled low and the CS# is pulled low.
18~25	D0~D7	I/O	Host Data Input/Output Bus These pins are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial mode is selected, D1 will be the serial data input SDIN and D0 will be the serial clock input SCLK. When I ² C mode is selected, D2, D1 should be tired together and serve as SDA _{OUT} , SDA _{IN} in application and D0 is the serial clock input, SCL.
Reserve		1	
1, 33	N.C. (GND)	-	Reserved Pin (Supporting Pin) The supporting pins can reduce the influences from stresses on the function pins. These pins must be connected to external ground as the ESD protection circuit.



Doc. No: SAS1-0V002-A

1.6 Block Diagram

1.6.1 Low Voltage I/O Application



MCU Interface Selection: BS0, BS1 and BS2

Pins connected to MCU interface: CS#, RES#, D/C#, R/W#, E/RD#, and D0~D7

* SHLC, SHLC, ROM0, ROM1, OPR0 and OPR1 should be configured.


C1, C3, C5: 0.1μF C2, C4: 4.7μF C6: 10μF

C7: 4.7μF / 25V Tantalum Capacitor

R1: $470k\Omega$, R1 = (Voltage at IREF - VSS) / IREF



1.6.2 5V I/O Application



Pins connected to MCU interface: CS#, RES#, D/C#, R/W#, E/RD#, and D0~D7 * SHLC, SHLC, ROM0, ROM1, OPR0 and OPR1 should be configured.

C1, C4: 0.1µF C2: 4.7µF C3: 1µF C5: 10µF

C6: 4.7µF / 25V Tantalum Capacitor

R1: $470k\Omega$, R1 = (Voltage at IREF - VSS) / IREF



2. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage for Logic	V_{DD}	-0.3	6	V	1, 2
Supply Voltage for I/O Pins	V_{DDIO}	-0.3	6	V	1, 2
Supply Voltage for Display	V_{CC}	0	15	V	1, 2
Operating Temperature	T _{OP}	-40	85	°C	3
Storage Temperature	T_{STG}	-40	90	°C	3
Life Time (150 cd/m²)		50,000	-	hour	4

- Note 1: All the above voltages are on the basis of " $V_{SS} = 0V$ ".
- Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3. "Optics & Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.
- Note 3: The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be 80°C.
- Note 4: $V_{CC} = 12.0V$, $T_a = 25^{\circ}C$, 50% Checkerboard.

 Software configuration follows Section 4.4 Initialization.

 End of lifetime is specified as 50% of initial brightness reached. The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

3. Optics & Electrical Characteristics

3.1 Optics Characteristics

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Brightness	L _{br}	Note 5	120	150	-	cd/m ²
C.I.E. (Yellow)	(x) (y)	C.I.E. 1931	0.46 0.45	0.50 0.49	0.54 0.53	
Dark Room Contrast	CR		-	>10,000:1	-	
Viewing Angle			-	Free	-	degree

^{*} Optical measurement taken at $V_{\rm DDIO}$ = 2.8V or 5.0V, $V_{\rm CC}$ = 12.0V. Software configuration follows Section 4.4 Initialization.

3.2 DC Characteristics

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Supply Voltage for Logic	V_{DD}	(Low Voltage I/O Application)	2.4	2.8	V_{DDIO}	٧
Supply Voltage for I/O Pins	V_{DDIO}	(Low Voltage I/O Application)	2.4	2.8	3.6	V
Supply Voltage for Logic	VpD	(FILE) Maliantian	-		\mathbf{A}	V
Supply Voltage for I/O Pins	V _{DDIO}	(5V I/O Application)	4.4	5.0	5.5	V
Supply Voltage for Display	V cc	Note 5	11.5	12.0	12.5	V
High Level Input	V_{IH}	$I_{OUT} = 100 \mu A, 3.3 MHz$	$0.8 \times V_{DDIO}$	-	V_{DDIO}	V
Low Level Input	V_{IL}	$I_{OUT} = 100 \mu A, 3.3 MHz$	0	-	$0.2 \times V_{DDIO}$	V
High Level Output	V_{OH}	$I_{OUT} = 100 \mu A, 3.3 MHz$	$0.9 \times V_{DDIO}$	-	V_{DDIO}	V
Low Level Output	V_{OL}	$I_{OUT} = 100 \mu A, 3.3 MHz$	0	-	$0.1 \times V_{DDIO}$	V
Operating Current for V _{DD}	${ m I}_{ m DD}$		-	180	300	μΑ
		Note 6	-	11.0	14.0	mA
Operating Current for V_{CC}	\mathbf{I}_{CC}	Note 7	-	16.4	20.3	mA
		Note 8	-	30.0	36.0	mA
Sleep Mode Current for V_{DD}	$I_{\text{DD, SLEEP}}$		-	1	10	μΑ
Sleep Mode Current for V _{CC}	$I_{\text{CC, SLEEP}}$		-	2	10	μΑ

Note 5: Brightness (L_{br}) and Supply Voltage for Display (V_{CC}) are subject to the change of the panel characteristics and the customer's request.

Note 6: $V_{DDIO} = 2.8V$ or 5.0V, $V_{CC} = 12.0V$, 30% Display Area Turn on.

Note 7: $V_{DDIO} = 2.8V$ or 5.0V, $V_{CC} = 12.0V$, 50% Display Area Turn on.

Note 8: $V_{DDIO} = 2.8V$ or 5.0V, $V_{CC} = 12.0V$, 100% Display Area Turn on.

^{*} Software configuration follows Section 4.4 Initialization.



Doc. No: SAS1-0V002-A


3.3 AC Characteristics

3.3.1 68XX-Series MPU Parallel Interface Timing Characteristics:


Symbol	Description	Min	Max	Unit	
t _{cycle}	Clock Cycle Time (Write Cycle)	400	-	ns	
t _{AS}	Address Setup Time	13	-	ns	
t _{AH}	Address Hold Time	17	-	ns	
t _{DSW}	Write Data Setup Time	35	_	ns	
t _{DHW}	Write Data Hold Time	18	-	ns	
t_{DHR}	Read Data Hold Time	13	_	ns	
t _{OH}	Output Disable Time	10	90	ns	
	Access Time (RAM)		125		
t _{ACC}	Access Time (Command)	-	125	ns	
t _{CS}	Chip Select Time	0	_	ns	
t _{CH}	Chip Select Hold Time	0	_	ns	
	Chip Select Low Pulse Width (Read RAM)	250			
PWcsL	Chip Select Low Pulse Width (Read Command)	250	\mathbf{A}	ns	
	Chip Select Low Pulse width (Write)	50			
DIA	Chip Select High Pulse Width (Read)	155			
PW _{CSH}	Chip Select High Pulse Width (Write)	55	-	ns	
t _R	Rise Time	-	15	ns	
t _F	Fall Time		15	ns	

^{* (} V_{DDIO} - V_{SS} = 2.4V to 3.6V / 4.4V to 5.5V, T_a = 25°C)





(CS# "Low Pulse Width" > E "High Pulse Width")




(CS# "Low Pulse Width" < E "High Pulse Width")



3.3.2 80XX-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t _{cycle}	Clock Cycle Time (Write Cycle)	400	-	ns
t _{AS}	Address Setup Time	13	-	ns
t _{AH}	Address Hold Time	17	-	ns
t_{DSW}	Write Data Setup Time	35	-	ns
t_DHW	Write Data Hold Time	18	-	ns
t_{DHR}	Read Data Hold Time	13	-	ns
t _{OH}	Output Disable Time	10	70	ns
+	Access Time (RAM)		125	nc
t _{ACC}	Access Time (Command)	-	123	ns
t _{CS}	Chip Select Time	0	-	ns
t _{CSH}	Chip Select Hold Time to Read Signal	0	-	ns
t_{CSF}	Chip Select Hold Time	0	-	ns
	Chip Select Low Pulse Width (Read RAM) - t _{PWLR}	250	<u> </u>	
PW _{CSL}	Chip Select Low Pulse Width (Read Command) - tpw.R	250		ns
	Chip Select Low Pulse width (Write) - tpww	50		
DW	Chip Select High Pulse Width (Read) - t _{PWHR}	155		
PW _{CSH}	Chip Select High Pulse Width (Write) - t _{PWHW}	55	_	ns
t _R	Rise Time	-	15	ns
t _F	Fall Time	-	15	ns

^{* (} V_{DDIO} - V_{SS} = 2.4V to 3.6V / 4.4V to 5.5V, T_a = 25°C)






WiseChip Semiconductor Inc. Doc. No: SAS1-0V002-A

3.3.3 Serial Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t _{cycle}	Serial Clock Cycle Time	1	20	ns
t _{su1}	Chip Select Setup Time	60	-	ns
t _{h1}	Chip Select Hold Time	20	_	ns
t _{su2}	Serial Input Data Setup Time	200	_	ns
t _{h2}	Serial Input Data Hold Time	TBD	_	ns
t _D	Serial Output Data Delay Time	_	TBD	ns
t _{DH}	Serial Output Data Hold Time	10	_	ns
t _w	t _w Serial Clock Width (Low, High)		_	ns
t _R	Serial Clock Rise Time	_	15	ns
t _F	Serial Clock Fall Time	_	15	ns

^{*} $(V_{DDIO} - V_{SS} = 2.4V \text{ to } 3.6V / 4.4V \text{ to } 5.5V, T_a = 25^{\circ}C)$






3.3.4 I²C Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit	
t _{cycle}	Clock Cycle Time	2.5	-	μs	
t _{HSTART}	Start Condition Hold Time	0.6	-	μs	
_	Data Hold Time (for "SDA _{OUT} " Pin)	5		20	
t _{HD}	Data Hold Time (for "SDA _{IN} " Pin)	300	_	ns	
t _{SD}	Data Setup Time	100	_	ns	
t _{SSTART}	Start Condition Setup Time (Only relevant for a repeated Start condition)		-	μs	
t _{SSTOP}	Stop Condition Setup Time	0.6	-	μs	
t_R	t _R Rise Time for Data and Clock Pin		300	ns	
t _F	t _F Fall Time for Data and Clock Pin		300	ns	
t _{IDLE}	Idle Time before a New Transmission can Start	1.3	_	μs	

^{*} $(V_{DDIO} - V_{SS} = 2.4V \text{ to } 3.6V / 4.4V \text{ to } 5.5V, T_a = 25^{\circ}C)$



Doc. No: SAS1-0V002-A

4. Functional Specification

4.1 Commands


Refer to the Technical Manual for the US2066


4.2 Power down and Power up Sequence

To protect OEL panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the OEL panel enough time to complete the action of charge and discharge before/after the operation.

4.2.1 Power up Sequence:

- 1. Power up V_{DD} & V_{DDIO}
- 2. Send Display off command
- 3. Initialization
- 4. Clear Screen
- 5. Power up V_{CC}
- 6. Delay 100ms (When V_{CC} is stable)
- 7. Send Display on command






- 1. Send Display off command
- 2. Power down V
- 3 Delay 100ms

(When V_{CC} is reach 0 and panel is completely discharges)

4. Power down V_{DD} & V_{DDIO}



Note 9:

- 1) Since an ESD protection circuit is connected between V_{DD} , V_{DDIO} and V_{CC} inside the driver IC, V_{CC} becomes lower than V_{DD} & V_{DDIO} whenever V_{DD} & V_{DDIO} is ON and V_{CC} is OFF.
- 2) V_{CC} should be kept float (disable) when it is OFF.
- 3) Power Pins (V_{DD} , V_{DDIO} , V_{CC}) can never be pulled to ground under any circumstance.
- 4) V_{DD} & V_{DDIO} should not be power down before V_{CC} power down.

4.3 Reset Circuit

When RES# input is low, the chip is initialized with the following status:

- 1. Display is OFF
- 2. 5×8 Character Mode
- 3. Display start position is set at display RAM address 0
- 4. CGRAM address counter is set at 0
- 5. Cursor is OFF
- 6. Blink is OFF
- 7. Contrast control register is set at 7Fh
- 8. OLED command set is disabled


Doc. No: SAS1-0V002-A

4.4 Actual Application Example

Command usage and explanation of an actual example

4.4.1 Low Voltage I/O Application

<Power up Sequence>




- (1) This command could be programmable or defined by pin configuration.
- (2) This command could be programmable or defined by pin configuration. The written value of the parameter should depend on the selection from Section 4.5 & 4.6


If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.

Doc. No: SAS1-0V002-A

<Power down Sequence>




<Entering Sleep Mode>



Doc. No: SAS1-0V002-A

4.4.2 5V I/O Application

<Power up Sequence>




- (1) This command could be programmable or defined by pin configuration.
- (2) This command could be programmable or defined by pin configuration. The written value of the parameter should depend on the selection from Section 4.5 & 4.6


If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.

Doc. No: SAS1-0V002-A

<Power down Sequence>




<Entering Sleep Mode>





Doc. No: SAS1-0V002-A

4.5 Built-in CGROM (Character Generator ROM)



Language: English, Irish, Spanish, Dutch (2), Danish, Norwegian, Swedish, Finnish, Czech (7), Slovene, Hungarian (2), Turkish (1)

The number in the parentheses is showing how many letters might be needed to build and define additionally at CGRAM. The darker background is showing the maximum addresses (00h~07h) those could be allocated by OPR[1:0] setting.




RC	M	B (RO	OM[1:	0] =	[0:1])												
b3~0	67-4	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
00	100				E	E											
00	01												Ħ		Z	Ë	
00	10				×	S	ď		I	3		ä			g	ğ	Z
00)11			Ш	g	H			8		ğ	ä	8		X		
01	.00		N			K		2	Ü						X		X
01	.01		Ħ	Ź	Z						8		ŭ		Ħ		
01	10			8						盟							
01	11																
10	100																
10	001				ĕ		ă		E	ï					E		
10)10		W							8	B	Ш	i Ka		Ľ		K
10)11					8			Ø								
11	.00				8		8	Ш		I	8				ĸ		ĸ
11	.01					I			B		E	¥			X		E
11	10				8	I								M	ğ		3
11	11			M	Ħ	K			H		ä				E		Ħ

Language: English, Irish, Portuguese, Spanish, French (1), Italian, German, Dutch (2), Icelandic, Danish, Norwegian, Swedish, Polish (8), Czech (8), Hungarian (2), Romanian (5), Turkish, Vietnamese (6), Russian (Small Letters)

The number in the parentheses is showing how many letters might be needed to build and define additionally at CGRAM. The darker background is showing the maximum addresses (00h~07h) those could be allocated by OPR[1:0] setting.



Doc. No: SAS1-0V002-A



Language: English, Dutch (2), Japanese, Greek (Small Letters)

The number in the parentheses is showing how many letters might be needed to build and define additionally at CGRAM. The darker background is showing the maximum addresses (00h~07h) those could be allocated by OPR[1:0] setting.




Doc. No: SAS1-0V002-A

4.6 Self-Defined CGRAM (Character Generator RAM)

8 Addresses Available for Self-Defined Characters (OPR[1:0] = [0:0])

b3~0 b7~4	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000																
0001	嚣		ğ			暨					Ø	I		Ш	¥	


8 Addresses Available for Self-Defined Characters (OPR[1:0] = [0:1])



6 Addresses Available for Self-Defined Characters (OPR[1:0] = [1:0])



0 Address Available for Self-Defined Characters (OPR[1:0] = [1:1])



Doc. No: SAS1-0V002-A

5. Reliability

5.1 Contents of Reliability Tests

Item	Conditions	Criteria	
High Temperature Operation	85°C, 240 hrs	The operational	
Low Temperature Operation	-40°C, 240 hrs		
High Temperature Storage	90°C, 240 hrs		
Low Temperature Storage	-40°C, 240 hrs	functions work.	
High Temperature/Humidity Operation	60°C, 90% RH, 240 hrs		
Thermal Shock	-40°C ⇔ 85°C, 100 cycles 60 mins dwell		

^{*} The samples used for the above tests do not include polarizer.

5.2 Failure Check Standard

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at $23\pm5^{\circ}$ C; $55\pm15\%$ RH.

^{*} No moisture condensation is observed during tests.



6. Outgoing Quality Control Specifications

6.1 Environment Required

Customer's test & measurement are required to be conducted under the following conditions:

Temperature: 23 ± 5 °C Humidity: 55 ± 15 % RH

Fluorescent Lamp: 30W Distance between the Panel & Lamp: \geq 50cm Distance between the Panel & Eyes of the Inspector: \geq 30cm Finger glove (or finger cover) must be worn by the inspector.

Inspection table or jig must be anti-electrostatic.

6.2 Sampling Plan

Level II, Normal Inspection, Single Sampling, MIL-STD-105E

6.3 Criteria & Acceptable Quality Level

Partition	AQL	Definition							
Major	0.65	Defects in Pattern Check (Display On)							
Minor	1.0	Defects in Cosmetic Check (Display Off)							

6.3.1 Cosmetic Check (Display Off) in Non-Active Area

Check Item	Classification	Criteria
Panel General Chipping	Minor	X > 6 mm (Along with Edge) Y > 1 mm (Perpendicular to edge)



Doc. No: SAS1-0V002-A

6.3.1 Cosmetic Check (Display Off) in Non-Active Area (Continued)

Check Item	Classification	Criteria
Panel Crack	Minor	Any crack is not allowable.
Copper Exposed (Even Pin or Film)	Minor	Not Allowable by Naked Eye Inspection
Film or Trace Damage Terminal Lead Prober Mark	Minor	
Glue or Contamination on Pin (Couldn't Be Removed by Alcohol)	Minor	
Ink Marking on Back Side of panel (Exclude on Film)	Acceptable	Ignore for Any





Doc. No: SAS1-0V002-A

6.3.2 Cosmetic Check (Display Off) in Active Area

It is recommended to execute in clear room environment (class 10k) if actual in necessary.

Check Item	Classification	Criteria
Any Dirt & Scratch on Polarizer's Protective Film	Acceptable	Ignore for not Affect the Polarizer
Scratches, Fiber, Line-Shape Defect (On Polarizer)	Minor	$W \le 0.1$ Ignore $W > 0.1, L \le 2$ $n \le 1$ $L > 2$ $n = 0$
Dirt, Black Spot, Foreign Material, (On Polarizer)	Minor	$\Phi \le 0.1$ Ignore $0.1 < \Phi \le 0.25$ $n \le 1$ $0.25 < \Phi$ $n = 0$
Dent, Bubbles, White spot (Any Transparent Spot on Polarizer)	Minor	$\Phi \le 0.5$ → Ignore if no Influence on Display $0.5 < \Phi$ $n = 0$
Fingerprint, Flow Mark (On Polarizer) * Protective film should not be tear of the polarizer of W & L & Definition of W & Definition o		








Doc. No: SAS1-0V002-A

6.3.3 Pattern Check (Display On) in Active Area

Check Item	Classification	Criteria
No Display	Major	
Missing Line	Major	
Rixel Short	Major	
Darker Pixel	Major	
Wrong Display	Major	
Un-uniform	Major	

Doc. No: SAS1-0V002-A

7. Package Specifications



Item			Quantity
Module		360	per Primary Box
Holding Trays	(A)	15	per Primary Box
Total Trays	(B)	16	per Primary Box (Including 1 Empty Tray)
Primary Box	(C)	1~4	per Carton (4 as Major / Maximum)



8. Precautions When Using These OEL Display Modules

8.1 Handling Precautions

1) Since the display panel is being made of glass, do not apply mechanical impacts such us dropping from a high position.


Doc. No: SAS1-0V002-A

- 2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- 3) If pressure is applied to the display surface or its neighborhood of the OEL display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- 4) The polarizer covering the surface of the OEL display module is soft and easily scratched. Please be careful when handling the OEL display module.
- 5) When the surface of the polarizer of the OEL display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
 - * Scotch Mending Tape No. 810 or an equivalent

Never try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy.

Also, pay attention that the following liquid and solvent may spoil the polarizer:

- * Water
- * Ketone
- * Aromatic Solvents
- 6) Hold OEL display module very carefully when placing OEL display module into the system housing. Do not apply excessive stress or pressure to OEL display module. And, do not over bend the film with electrode pattern layouts. These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.



- 7) Do not apply stress to the driver IC and the surrounding molded sections.
- 8) Do not disassemble nor modify the OEL display module.
- 9) Do not apply input signals while the logic power is off.
- 10) Pay sufficient attention to the working environments when handing OEL display modules to prevent occurrence of element breakage accidents by static electricity.
 - * Be sure to make human body grounding when handling OEL display modules.
 - * Be sure to ground tools to use or assembly such as soldering irons.
 - * To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
 - * Protective film is being applied to the surface of the display panel of the OEL display module. Be careful since static electricity may be generated when exfoliating the protective film.
- 11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the OEL display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5).
- 12) If electric current is applied when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

8.2 Storage Precautions

1) When storing OEL display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps. and, also, avoiding high temperature and high



humidity environment or low temperature (less than 0° C) environments. (We recommend you to store these modules in the packaged state when they were shipped from WiseChip Semiconductor Inc.)

Doc. No: SAS1-0V002-A

At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.

2) If electric current is applied when water drops are adhering to the surface of the OEL display module, when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

8.3 Designing Precautions

- 1) The absolute maximum ratings are the ratings which cannot be exceeded for OEL display module, and if these values are exceeded, panel damage may be happen.
- 2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the $V_{\rm IL}$ and $V_{\rm IH}$ specifications and, at the same time, to make the signal line cable as short as possible.
- 3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (V_{DD}). (Recommend value: 0.5A)
- 4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.
- 5) As for EMI, take necessary measures on the equipment side basically.
- 6) When fastening the OEL display module, fasten the external plastic housing section.
- 7) If power supply to the OEL display module is forcibly shut down by such errors as taking out the main battery while the OEL display panel is in operation, we cannot guarantee the quality of this OEL display module.
- 8) The electric potential to be connected to the rear face of the IC chip should be as follows: US2066

 * Connection (contact) to any other potential than the above may lead to rupture of the IC.

8.4 Precautions when disposing of the OEL display modules

 Request the qualified companies to handle industrial wastes when disposing of the OEL display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.

8.5 Other Precautions

- 1) When an OEL display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur.
 - Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.
- 2) To protect OEL display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OEL display modules.
 - * Pins and electrodes
 - * Pattern layouts such as the FPC
- 3) With this OEL display module, the OEL driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OEL driver is exposed to light, malfunctioning may occur.
 - * Design the product and installation method so that the OEL driver may be shielded from light in actual usage.
 - * Design the product and installation method so that the OEL driver may be shielded from light during the inspection processes.
- 4) Although this OEL display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
- 5) We recommend you to construct its software to make periodical refreshment of the operation



Doc. No: SAS1-0V002-A

statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.

CONFIDENTIAL

Warranty:

The warranty period shall last twelve (12) months from the date of delivery. Buyer shall be completed to assemble all the processes within the effective twelve (12) months. WiseChip Semiconductor Inc. shall be liable for replacing any products which contain defective material or process which do not conform to the product specification, applicable drawings and specifications during the warranty period. All products must be preserved, handled and appearance to permit efficient handling during warranty period. The warranty coverage would be exclusive while the returned goods are out of the terms above.

Notice:

No part of this material may be reproduces or duplicated in any form or by any means without the written permission of WiseChip Semiconductor Inc. WiseChip Semiconductor Inc. reserves the right to make changes to this material without notice. WiseChip Semiconductor Inc. does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of Foreign Exchange and Foreign Trade Law of Taiwan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© WiseChip Semiconductor Inc. 2011, All rights reserved.

All other product names mentioned herein are trademarks and/or registered trademarks of their respective companies.