

# DATA IMAGE CORPORATION

# TFT Module Specification PRELIMINARY

ITEM NO.: FG030562DSSWBG02

# **Table of Contents**

1.	COVER & CONTENTS ·····	1
2.	RECORD OF REVISION ······	2
3.	FEATURES	3
4.	GENERAL SPECIFICATIONS	3
5.	ABSOLUTE MAXIMUM RATINGS	3
6.	ELECTRICAL CHARACTERISTICS ······	4
7.	BLOCK DIAGRAM ······	5
8.	INPUT / OUTPUT TERMINALS	6
9.	AC CHARACTERISTICS ······	8
10.	COMMAND DESCRIPTION ······	20
11.	GAMMA ADJUSTMENT FUNCTION	36
12.	APPLIICATION CIRCUIT ······	41
13.	OPTICAL CHARACTERISTIC ······	43
14.	QUALITY ASSURANCE ·····	46
15.	LOT NUMBERING SYSTEM ·····	47
16.	LCM NUMBERING SYSTEM ·····	47
17.	PRECAUTIONS IN USE LCM	48
18.	OUTLINE DRAWING ·····	49
19.	PACKAGE INFORMATION ·····	50

Customer Companies	R&D Dept.	Q.C. Dept.	Eng. Dept.	Prod. Dept.
	ALEX	ERIC	GARY	HUANG
Approved by	Version:	Issued Date:	Sheet Code:	Total Pages:
	1	2007/10/29		50



Rev	Date	Item	Page	Comment
1	29/OCT/07			Initial PRELIMINARY



- Support CCIR656/CCIR601 8 bit format or 8 bit serial RGB or 24 bit parallel RGB.
- Support the SPI commands setting, the operation parameters setting internally.
- Our components and processes are compliant to RoHS standard
- Support Contrast/Brightness control.
- On-chip voltage generator.
- On-chip DC-DC converter up to 6x / -6x.
- Programmable gamma correction curve.
- Non-Volatile Memory (OTP) for VCOM calibration

# 4. GENERAL SPECIFICATIONS

Parameter		Specifications	Unit
Screen Size		3.45" (diagonal)	inch
Surface Treatment		Anti-Glare	
Display Format		320 X RGB X 240	dots
Active Area		70.08 (W) x 52.56 (H)	mm
Dot Pitch		0.073(W) x 0.219 (H)	mm
Pixel Configuration		Stripe	
Outline Dimension		77.8 (W) x 64.5 (H) x 2.9(T)	mm
Weight		34	g
View Angle direction		6 o'clock	
Temperature Range	Operation	-20~70	°C
remperature Mange	Storage	-30~80	°C

# 5. ABSOLUTE MAXIMUM RATINGS

			(VS	SS=0∨)
Parameter	Symbol	MIN.	MAX.	Unit
Power supply voltage (1)	VDDIO	-0.3	+4.0	V
Power supply voltage (2)	VDD	-0.3	+2.7	V
Input voltage	VCI	-0.3	+5.0	V

Note:

\*All of the voltages listed above are with respective to VSS= 0V.

\*Device is subject to be damaged permanently if stresses beyond those absolute maximum ratings listed above.



# **6. ELECTRICAL CHARACTERISTICS**


6.1 DC Electrical Characteristics

(Unless otherwise specified, Voltage Referenced to  $V_{SS=0V}$ ,  $V_{DDIO} = 3.3V$ , Ta = 25)

Symbol	Parameter	Test condition	Min	Тур	Max	Unit
Vddio	Power supply pin of the logic block	Recommend Operating Voltage Possible Operating Voltage	2.5	3.3	3.6	V
Vcı	Booster Reference Supply Voltage Range	Recommend Operating Voltage Possible Operating Voltage	VDDIO	3.3	3.6	V
VCIP	Voltage supply pin for analog circuit		Vcı	Vcı	Vcı	V
Vсомн	VCOM High Output Voltage		3.4	3.7	4.0	V
VCOML	VCOM Low Output Voltage		-1.88	-1.58	-1.28	V
VOOM	VCOM-AC		-	5.6	-	VP-P
VCOM	VCOM-DC		-	1.12	-	V
Voh1	Logic High Output Voltage	l out = -100µA	0.9*Vddio	-	Vddio	V
Vol1	Logic Low Output Voltage	l out = 100µA	0	-	0.1*Vddio	V
VIH1	Logic High Input voltage		0.8*Vddio	-	Vddio	V
VIL1	Logic Low Input voltage		0	-	0.2*VDDIO	V
VGH	Gate driver High Output Voltage		-	+15	-	V
VGL	Gate driver Low Output Voltage		-	-10	-	V


# 6.2 LED Back-light Driving Section

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
LED voltage	VL	9.6	10.2	11.4	V	$I_L=40$ mA Ta= 25 °C
LED current	ΙL		40		mA	Ta= 25 °C





# 7. BLOCK DIAGRAM



# Correspondence between Data and Display Position

	S0000 \$	S0001	S0002	S0003	S0004	S0005	S0006	S0007		S958	S959
G000	R001	G001	B001	R002	G002	B002	R003	G003		G320	B320
	T										
i	1					I		I	I		
G2'39	R001	G001	B001	R002	G002	B002	R003	G003		G320	B320



# 8. 1 PIN Connections CON1

Pin No	Symbol	I/O	Description				
1	VSS	VI	Ground				
2	SDO	0	Data Output pin in Serial mode. leave it OPEN when not used.				
3	RESET	Ι	Hardware global reset. Low active. Normally pull high.				
4	CSB	Ι	Serial port Data Enable Signal. Internal pull high, leave it OPEN when not used.				
5	SCK	Ι	Serial port Clock. Internal pull high, leave it OPEN when not used.				
6	SDI	Ι	Serial port Data input. Internal pull high, leave it OPEN when not used.				
7	B0	Ι					
8	B1	Ι					
9	B2	Ι	Digital data input. B0 is LSB and B7 is MSB				
10	B3	Ι	1.If parallel RGB input mode is used, BX, GX, and RX indicate B, G, and R data in turn.				
11	B4	Ι	2.If serial RGB or CCIR601/656 input mode is select, only R0 – R7 are used,				
12	B5	Ι	and others (BX, GX) short to VSS or floating.				
13	B6	Ι					
14	B7	Ι					
15	G0	Ι					
16	G1	Ι					
17	G2	Ι	Digital data input. G0 is LSB and G7 is MSB				
18	G3	Ι	1.If parallel RGB input mode is used, BX, GX, and RX indicate B, G, and R data				
19	G4	Ι	in turn. 2.If serial RGB or CCIR601/656 input mode is select, only R0 – R7 are used,				
20	G5	Ι	and others (BX, GX) short to VSS or floating.				
21	G6	Ι					
22	G7	Ι					
23	R0	Ι					
24	R1	Ι					
25	R2	Ι	Digital data input. R0 is LSB and R7 is MSB				
26	R3	Ι	1.If parallel RGB input mode is used, BX, GX, and RX indicate B, G, and R data in turn.				
27	R4	Ι	2.If serial RGB or CCIR601/656 input mode is select, only R0 - R7 are used,				
28	R5	Ι	and others (BX, GX) short to VSS or floating.				
29	R6	Ι					
30	R7	Η					
31	LEDA	VI	Power supply of back light.				
32	LEDK	VI	Ground of back light.				




# 8. 2 PIN Connections CON2

Pin No	Symbol	I/O	Description
1	DEN	Ι	Data Enable pin, connect to VDDIO or floating if not used.
2	HSYNC	Ι	Line synchronization signal, connect to VDDIO or floating if not used.
3	VSYNC	Ι	Frame synchronization signal, connect to VDDIO or floating if not used.
4	VSS	VI	Ground
5	DCLK	I	Dot-Clock signal.
6	VSS	VI	Ground
7	SHUT	Ι	Disobey shut down pin to put the driver into sleep mode. Internal pull low.
8	VCIM	0	Negative voltage of VCI. Please connect a capacitor for stabilization.
9	C1P	Ι	Connect a capacitor to C1N.
10	C1N	Ι	Connect a capacitor to C1P.
11	VLCD63	0	Internal generated power for source driver. Please connect a capacitor for stabilization.
12	VCIX2	Ι	Equals to 2xVCI. Please connect a capacitor for stabilization.
13	CYN	Ι	Connect a capacitor to CYP.
14	CYP	Ι	Connect a capacitor to CYN.
15	CXN	Ι	Connect a capacitor to CXP.
16	CXP	Ι	Connect a capacitor to CXN.
17	VDDIO	VI	Voltage input pin for I/O logic.
18	VCIP	VI	Voltage supply pin for analog circuit. Connect to same source of VCI.
19	VCI	VI	Booster input voltage pin. 2.5V~3.6V
20	VDD	VO	VDD is connecting with internal regulator. Please connect a capacitor for stabilization.
21	CN	Ι	Connect a capacitor to CP.
22	СР	Ι	Connect a capacitor to CN.
23	VGL	0	A negative power output pin for gate driver. Please connect a capacitor for stabilization.
24	C2N	Ι	Connect a capacitor to C2P.
25	C2P	Ι	Connect a capacitor to C2N.
26	C3N	Ι	Connect a capacitor to C3P.
27	C3P	Ι	Connect a capacitor to C3N.
28	VGH	0	A positive power output pin for gate driver. Please connect a capacitor for stabilization.
29	VCOML	0	This pin indicates a LOW level of VCOM generated in driving the VCOM alternation.
30	VCOMH	0	This pin indicates a HIGH level of VCOM generated in driving the VCOM alternation.
31	VFB	Ι	Main boost regulator feedback input. Connect feedback resistive divider to VSS.
32	DRV	0	Power transistor gate single for the boost converter.



# 9.1 AC Characteristics

(Unless otherwise specified, Voltage Referenced to  $V_{SS}=0V$ ,  $V_{DDIO} = 3.3V$ , Ta = 25)




# Figure 9.1-1 Pixel timing


Characteristics	Symbol	М	in	Ту	Тур		ax	Unit
Characteristics	Symbol	24 bit	8 bit	24 bit	8 bit	24 bit	8 bit	Unit
DOTCLK Frequency	fDOTCLK			6.5	19.5	10	30	MHz
DOTCLK Period	tDOTCLK	100	33.3	154	51.3	-	-	ns
Vertical Sync Setup Time	tvsys	20	10	-	-	-	-	ns
Vertical Sync Hold Time	tvsyh	tvsyh 20 10			-	-	-	ns
Horizontal Sync Setup Time	thsys	20	10	-	-	-	-	ns
Horizontal Sync Hold Time	thsyh	20	10	-	-	-	-	ns
Phase difference of Sync Signal Falling Edge	thv	1		-		240		tDOTCLK
DOTCLK Low Period	tCKL	50	15	-	-	-	-	ns
DOTCLK High Period	tCKH	50	15	-	-	-	-	ns
Data Setup Time	tds	12 10		-	-	-	-	ns
Data hold Time	tdh	12	10	-	-	-	-	ns
Reset pulse width	tRES	1	0	-			-	us

# Table 9.1-1 Pixel timing





# a) Horizontal Data Transaction Timing




b) Vertical Data Transaction Timing

Figure 9.1-2 Data	transaction	timina	(SYNC mode)
· · · · · · · · · · · · · · · · · · ·			(••••••••••••••••••••••••••••••••••••••

Characterist		Symbol	Mi	n	Ту	/p	М	ax	Unit	
Characterist	ics	Symbol	24 bit	8 bit	24 bit	8 bit	24 bit	8 bit	Unit	
DOTCLK Frequency	у	fDOTCLK	-	-	6.5	19.5	10	30	MHz	
DOTCLK Period		tDOTCLK	100	33.3	154	51.3	-	-	ns	
Horizontal Frequen	cy (Line)	fH	-		14	.9	22	.35	KHz	
Vertical Frequency (Refresh)		fV	-		6	0	ç	90	Hz	
Horizontal Back Po	rch	tHBP	-	-	68	204	-	-	tDOTCLK	
Horizontal Front Po	rch	tHFP	-	-	20	60	-	-	tDOTCLK	
Horizontal Data Sta	rt Point	tHBP	-	-	68	204	-	-	tDOTCLK	
Horizontal Blanking	Period	tHBP + tHFP	-	-	88	264	-	-	tDOTCLK	
Horizontal Display A	Area	HDISP	-	-	320	960	-	-	tDOTCLK	
Horizontal Cycle		Hcycle	-	-	408	1224	450	1350	tDOTCLK	
Vertical Back Porch	1	tVBP	-		18		-		Lines	
Vertical Front Porch	۱	tVFP	-		4	4		-	Lines	
Vertical Data Start I	Point	tVBP	-		18	8		-	Lines	
Vertical Blanking Pe	eriod	tVBP + tVFP	-		22			-	Lines	
Vortical Display	NTSC				24	10				
Vertical Display Area	PAL	VDISP	-		280(PA	LM=0)		-	Lines	
71100					288(PA	LM=1)				
Vertical Cycle	NTSC	Vcycle	-		26	62	- 3	Lines		
	PAL	veycle			31	3	5	Lines		







SEL[2:0]=100,	NTSC/PAL Hcycle=1560
HSYNC	
DOTCLK	
R[7:0]	Invalid Data Cr1 Y1 Cb1 Y2 Cr320 Y639 Cb320 Y640 Invalid Data
	<b>4− </b> [tHBP=HBP[6:0]*4+STP[1:0] <b>+</b>
SEL[2:0]=101,	
HSYNC	
DOTCLK	
R[7:0]	Invalid Data Cr1 X Y1 X Cb1 X Y2
	<b></b>
SEL[2:0]=101	PAL
	Hcycle=1728
HSYNC	
DOTCLK	
R[7:0]	Invalid Data Cr1 Y1 Cb1 Y2 Cb1 Y2 Cr360 Y719 Cb360 Y720 Invalid Data
	<b>■</b>
SEL[2:0]=110,	
	Hcycle=1716
HSYNC	
DOTCLK	
R[7:0]	Invalid Data Cb1 Y1 Cr1 Y2
	≠− <b>t</b> HBP=HBP[6:0]*4+STP[1:0] → ≠ HDISP=1440 →
SEL[2:0]=110,	
HENDER	■ Hcycle=1728
HSYNC	
DOTCLK	
R[7:0]	Invalid Data Cb1 X1 Cr1 X Y2
	م-tHBP=HBP[6:0]*4+STP[1:0] -
SEL[2:0]=111,	
l	Hcycle=1560
TICSTAT	
HSYNC	
HSYNC DOTCLK	
	Invalid Data     Cb1 \ Y1 \ Cr1 \ Y2 \

Figure 9.1-4 CCIR601 horizontal timing

CTT 19.01 100 11 500				Conf	idential L	Document
SEL[2:0]=100~11,NTSC						
EVEN Fi	eld 🗕 🗕			ODD Field		
vanic						
HSYNC	ШЩЦ		$\Box$			
1 2	3 4 5 6	7	22	23 24 25	•••••	261 262
R[7:0]	4		•	DLI DL2 DL3	•••••	DL239 DL240
			EVEN	. Finla		
VSYNC						
HSYNC 265 2			285			524 525
207 205 2	10 207 208 207 2					324 323
R[7:0]	4	— tvBP=vBP[6:0]+1		DLI DL2 DL3	•••••	DL239 DL240
SEL[2:0]=100~111,PAL,	PALM=0					
– EVEN Field			—ODD Field			
VSYNC	1			1		
		<u>,                                     </u>	26		·····	305 306
	4		_			DL279 DL280
R[7:0]	tvE	P=VBP[6:0]		DLI DL2 DL3		DL279 DL280
ODD				ld		
VSYNC						
HSYNC				$i \square \square \square \square$		
		319	339	340 341 342		618 619
R[7:0]	- <b>f</b> rm	P=VBP[6:0]+1		DLI DL2 DL3		DL279 DL280
		r- 4Dr[0:0]+1	_			
SEL[2:0]=100~111,PAL,F	ALM=1					
_EVEN Field			-ODD Field	I		
VSYNC						
HSYNC				juuu		
1 2	3 4 5 6	7	22	23 24 25		309 310
R[7:0]	tvb	P=VBP[6:0]		DLI DL2 DL3		DL287 DL288
I						
			—— EVEN Fie	1d		
ODD Field						
				imm		
Field						
Field Field	15 316 317 318 3	<u>19</u>	335	336 337 338	·····	622 623

Figure 9.1-5 CCIR601 vertical timing



	1MAGE	Confidential Document
SEL[2:0]=01	10,NTS C/PAL	
DOTCLK		
R [7:0]	(FF X 00 X 00 XEAV X Invalid Data X FF X 00 X 00 X SAV	(Ch1 / Y1 / Cr1 / Y2 ) (F320/Y639 ) (F320/Y640 / FF / 00 / 00 / EAV / Invalid Da
	*	← HDISP=1280 →
	+ Hcycle=150	i0
SEL[2:0]=01	11,NTSC	
R [7:0]	FF         X 00         X EAV         Invalid Data         FF         X 00         X 00         X SAV           +         -         t HBP=HBP[6:0]*4.STP[1:0]         -          -	(1) Y1 (1) (1) (1) (1) (1) (1) (1) (1) (1) (1
	+ Hcycle=17	16
SEL[2:0]=0	11,PAL	
DOTCLK		
R [7:0]	(FF X00 X00 XEAV) Invalid Data X FF X00 X00 X SAV	(Cb1 Y1 (Cr1 Y2)(Cb366(Y719)(Cr366)(Y720)(FF (0 0 (EAV / Invalid Da
	← t HBP=HBP[6:0]*4-STP[1:0]	← HDISP=1440 →


Hcycle=1728

# Figure 9.1-6 CCIR656 horizontal timing

SEL[2:0] = 010, 011, NTSC (F=0 → ODD field, F=1 → EVEN field)	
H L L L L L L L L L L L L L L L L L L L	
V F R [7:0] [0239 [0239 [0230]	DL1 DL2 DL3 DL4
H 1. C.	
V F R [7:0] [01.229 [01.249]	DL1 DL2 DL3 DL4
$\begin{array}{c} \text{SEL}[2:0] = 010, 011, \text{PAL, PALM=0} (\text{F=0} \rightarrow \text{ODD field}, \text{F=1} \rightarrow \text{EVEN field}) \\ \\ \text{H} \\ \hline \\ $	
v	DIA DI2 DI3 DI4
H 1_1_1_1_1_1_1_1_12_313_314_315	
F	
r R [7:0]	► DL1 DL2 DL3
$\text{SEL}[2:0] = 010, 011, \text{PAL}, \text{PALM}=1 \text{ (F}=0 \rightarrow \text{ODD field}, \text{F}=1 \rightarrow \text{EVEN field})$	
H 1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_	
r t <sub>VEP</sub> = VBP[6:0]	
R [7:0] [01285 [01286 [01286 [01286 ]01286 ]01287 [01288	DL1 DL2 DL3 DL4 DL5 DL4 DL7 DL8
H L L L L L L L L L L L L L L L L L L L	
V F R[7:0] 01296 01296 01296 01297 01298 01297 01298	DL1 D12 DL3 DL4 DL5 DL6 DL7

Figure 9.1-7 CCIR656 vertical timing







Characteristics	Symbol	Min	Тур	Max	Units
VCI / VDDIO on to falling edge of SHUT	tp-shut	1	-	-	us
DOTCLK to falling edge of SHUT	tclk-shut (Note1)	1	-	-	clk
Falling edge of SHUT to display start -1 line: 408 clk -1 frame: 262 line -DOTCLK = 6.5MHz	tshut-on (Note1)	-	-	14	frame

Note1 : It is necessary to input DOTCLK before the falling edge of SHUT.

Note 2: Display starts at 10th falling edge of VSYNC after the falling edge of SHUT.

The display starts at the falling edge to VSYNC which is determined by BLT[1:0] of R04h.

# Table 9.2-1 Power Up Sequence



-								<b>`</b>
VDDIO								\
Vсı								
RESET								
SPI			SPI accessing					
SHUT	/	/						
DOTCLK								
HSYNC								
VSYNC			st 2nd	3rd	4th	5th 6	th	
VCIX2							loating	*****
VLCD6	3						 loating	
VCIM						F	loating	· · · · · ·
VGH						Flo	pating	
VGL							/GLdischarge t	to ground
Gate/POI	./PWM( If PW	 M turn-on)						
SOUT (S0~S959)	Normal Displ	ау	lack Pattern (for normally	Black), or White I	Pattern (for noma	lly White)		
•		4		tshut-off				
		Fig	gure 9.2-2 Powe	er Down Se	quence			
	racteristics		Symbol	Min	Тур	Max	Unit	
	SHUT to disp	play off						
ine: 408 clk rame: 262 li	ne		Tshut-off	-	-	6	frame	

Note: DOTCLK must be maintained at lease 6 frames after the rising edge of SHUT. Display become off at the 6th falling edge of VSYNC after the falling edge of SHUT. If RESET signal is necessary for power down, provide it after the 6-frames-cycle of the SHUT period. Table 9.2-2 Power Down Sequence

-DOTCLK = 6.5MHz




#### 9.3 Serial Interface

The SPI is available through the chip select line (CSB), serial transfer clock line (SCK), serial data input (SDI), and serial data output (SDO).

The Driver IC recognizes the start of data transfer at the falling edge of CSB input to initiate the transfer of start byte. It recognizes the end of data transfer at the rising edge of CSB input. The Driver IC is selected when the 6-bit chip address in the start byte transferred from the transmission device and the 6-bit device identification code assigned to the Driver IC are compared and both 6-bit data correspond. The identification code must be 011100. Two different chip addresses must be assigned to the Driver IC because the seventh bit of the start byte is assigned to a register select bit (RS). When RS = 0, index register write or status read is executed. When the RS = 1, instruction write. The eighth bit of the start byte is to specify read or write (R/W bit). The data are received when the R/W bit is 0, and are transmitted when the R/W bit is 1.

After receiving the start byte, the Driver IC starts to transmit or receive data by byte. The data transmission adopts a format by which the MSB is first transmitted (9th SCK started). All Driver IC instructions consist of 16 bits and they are executed internally after two bytes are transmitted with the MSB first (IB15 to 0---9th ~24th SCK).


RS	RW	status								
0	0	Write SPI address								
1 0 Write SPI data										
1	1 1 Read SPI data									
	Та	ble9.3-1RS & RW setting								



# Figure9.3-1 SPI Timing

Under the standard condition, the number of CLK is twenty-four units. After CSB has transmitted twenty-four units of CLK, it has to change into High. When the number of CLK is less than 24 units, the data of SPI can't be downloaded. When the number of CLK is more than 25 units, the data of SPI will download the former data of the 24 units of CLK.







Iote: The example writes "0x1264h" to register R28 SPID connected to VSS.

# Figure 9.3-2 SPI interface Timing Diagram & W rite SPI Example





# Figure 9.3-3 SPI interface Timing Diagram & Read SPI Example



# Figure9.3-4Rising/Falling time

Characteristics	Symbol	Min.	Тур.	Max.	Unit
Serial Clock Frequency	fclk	-	-	20	MHz
Serial Clock Cycle Time	tclk	50	-	-	ns
Clock Low Width	tsl	25	-	-	ns
Clock High Width	tsh	25	-	-	ns
Clock Rising Time	trs	-	-	30	ns
Clock Falling Time	tfl	-	-	30	ns
Chip Select Setup Time	tcss	0	-	-	ns
Chip Select Hold Time	tcsh	10	-	-	ns
Chip Select High Delay Time	tcsd	20	-	-	ns
Data Setup Time	tds	5	-	-	ns
Data Hold Time	tdh	10	-	-	ns

# Table 9.3-2 SPI timing






Figure 9.4-1 LCD driving voltage relationship Note: The above voltages level assumed 100% efficiency of the internal booster. There has no voltage drop due to resistance from ITO trace of the panel.



#### **10.1 Command Table**

Resolute	-																			
SR         Read         To         O         To         D         O        O        O         O <th>Reg#</th> <th></th> <th>R/W</th> <th>R/S</th> <th>IB15</th> <th>IB14</th> <th>IB13</th> <th>IB12</th> <th>IB11</th> <th>IB10</th> <th>IB9</th> <th>IB8</th> <th>IB7</th> <th>IB6</th> <th>IB5</th> <th>IB4</th> <th>IB3</th> <th>IB2</th> <th>IB1</th> <th>IB0</th>	Reg#		R/W	R/S	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
R0h         conduit         con	SR	Read	1	0	L7	L6	L5	L4	L3	L2	L1	L0	0	0	0	0	0	0	0	0
control         0         1         0         R         K         V         B         C         C         0        0         0         0 <td>R01h</td> <td></td>	R01h																			
R2D2         chiver AC         0        0        0		control	0	1	0	RL	REV	PINV	BGR	SM	TB	CPE	0	0	0	0	0	0	0	0
R3B         Convert         0         1         DC13         DC71         DC10         BTF         BT0         BT0         DC3         DC2         DC1         DC0         AP1         AP1<	R02h																			
Nome         Control (1)         O         I         Data of 10         Data of 10 <thdat< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>-</td><td></td><td></td></thdat<>																		-		
RNM         Color lifer         0         1         0        0 <t< td=""><td>R03h</td><td>control (1)</td><td>0</td><td>1</td><td>DCT3</td><td>DCT2</td><td>DCT1</td><td>DCT0</td><td>BTF</td><td>BT2</td><td>BT1</td><td>BT0</td><td>DC3</td><td>DC2</td><td>DC1</td><td>DC0</td><td>AP2</td><td>AP1</td><td>AP0</td><td>0</td></t<>	R03h	control (1)	0	1	DCT3	DCT2	DCT1	DCT0	BTF	BT2	BT1	BT0	DC3	DC2	DC1	DC0	AP2	AP1	AP0	0
Rond Rond	R04h																			
Name         Control         O         I         O         I         O         PPA         Des         Des <thdes< th=""> <thdes< th="">         Des</thdes<></thdes<>																		· ·		
RATP         Reserved         V         V         V         V         Reserved           RAA         Brighness control         0         1         0         BR6         BR5         BR4         BR3         BR2         BR1         BR0         0         0         0         CON3         CON3         CON1         CON0           RB         control         0         1         NO1         NO0         SDT1         SDT0         0         CO         0			0	1	GHN	XDK	GDIS	LPF	DEP	CKP	VSP	HSP	DEO	DIT	0	PWM	0	FB2	FB1	FB0
RAM         Bird         BR6         BR5         BR4         BR3         BR2         BR1         BR0         0         0         CON4         CON3         CON2         CON1																				
Roh         Binghiness control         0         1         0         Ref         BR5         BR4         BR3         BR2         BR1         BR0         0         0         CN4         CON3         CON3         CON4         CON3         CON4         CON3         CON4         CON4         CON3         CON4         CON4         CON3         CON3         CON3         CON3         CON3         CON3         CON3         CON3         CON4         CON3         CON3         CON3         CON3 <td>R07h</td> <td></td> <td></td> <td colspan="13">Reserved</td>	R07h			Reserved																
Robit         cycle         0         1         NO1         NO2         SDT         SDT         O         EQ2         EQ         EQ0         0	R0Ah	Brightness	0	1	0	BR6	BR5	BR4	BR3	BR2	BR1	BR0	0	0	0	CON4	CON3	CON2	CON1	CON0
control         0         1         NO1         NO0         SDT         SDT         0         EQ2         EQ1         EQ0         0	R0Bh																			
Note         Control (3)         0         1         0         VR.0         V		control	0	1	NO1	NO0	SDT1	SDT0	0	EQ2	EQ1	EQ0	0	0	0	0	0	0	0	0
Note         Control (4)         0         1         0	R0Dh	control (3)	0	1	0	VRC2	VRC1	VRC0	0	0	VDS1	VDS0	0	0	VRH5	VRH4	VRH3	VRH2	VRH1	VRH0
Roh         starting Porte         0         1         0         0         0         0         0         SCN7         SCN6         SCN5         SCN4         SCN3         SCN3         SCN1         SCN1         SCN1           R16         Morizontal Porch         0         1         XLIM8         XLIM7         XLIM6         XLIM5         XLIM4         XLIM4 <td>R0Eh</td> <td></td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>VDV6</td> <td>VDV5</td> <td>VDV4</td> <td>VDV3</td> <td>VDV2</td> <td>VDV1</td> <td>VDV0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td>	R0Eh		0	1	0	0	1	VDV6	VDV5	VDV4	VDV3	VDV2	VDV1	VDV0	0	0	0	0	0	0
Position         0         1         0         0         0         0         0         0         0         0         SCN0         SCN0         SCN0         SCN1         SCN0         SCN1         SCN0         SCN1         SC	R0Fh																			
Nrine         Porch         0         1         XLIMs         XLIMs </td <td></td> <td>Position</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>SCN7</td> <td>SCN6</td> <td>SCN5</td> <td>SCN4</td> <td>SCN3</td> <td>SCN2</td> <td>SCN1</td> <td>SCN0</td>		Position	0	1	0	0	0	0	0	0	0	0	SCN7	SCN6	SCN5	SCN4	SCN3	SCN2	SCN1	SCN0
R1m         Porch         0         1         S1m         S1m0         HBP0         HBP2         HBP2         HBP2         HBP3         PHP4         PH4         PH4         PH4 <td>R16h</td> <td>Porch</td> <td>0</td> <td>1</td> <td>XLIM8</td> <td>XLIM7</td> <td>XLIM6</td> <td>XLIM5</td> <td>XLIM4</td> <td>XLIM3</td> <td>XLIM2</td> <td>XLIM1</td> <td>XLIM0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td>	R16h	Porch	0	1	XLIM8	XLIM7	XLIM6	XLIM5	XLIM4	XLIM3	XLIM2	XLIM1	XLIM0	0	0	0	0	0	0	0
R1FR         control (5)         0         1         0	R17h	Porch	0	1	STH1	STH0	HBP6	HBP5	HBP4	HBP3	HBP2	HBP1	HBP0	VBP6	VBP5	VBP4	VBP3	VBP2	VBP1	VBP0
R28h         Reserved         Reserved <th< td=""><td>R1Eh</td><td></td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>nOTP</td><td>VCM6</td><td>VCM5</td><td>VCM4</td><td>VCM3</td><td>VCM2</td><td>VCM1</td><td>VCM0</td></th<>	R1Eh		0	1	0	0	0	0	0	0	0	0	nOTP	VCM6	VCM5	VCM4	VCM3	VCM2	VCM1	VCM0
R29h         Reserved         Reserved         Reserved         Reserved         Reserved           R30h         Y control         0         1         0         0         0         0         PKP         PKN         PKN																				
R2Bh         Reserved         Reserved           R30h         Y control (1)         0         1         0         0         0         0         PKP 12         PKP 11         PKP 10         0	-																			
R30h         y control (1)         0         1         0         0         0         0         0         PKP 11         PKP 10         PKP 11         PKP 10         0																				
R31h         Y control         0         1         0         0         0         0         0         PKP         PKP         PKP         PKP         0		γ control	0	1	0	0	0	0	0		PKP	PKP	0	0	0	0	0			
R32h         ý control (3)         0         1         0         0         0         0         0         PKP 52         PKP 51         PKP 50         0         0         0         0         PKP 42         PKP 41         PKP 40           R33h         ý control (4)         0         1         0         0         0         0         12         PRP 11         PRP 11         PRP 10         0	R31h		0	1	0	0	0	0	0				0	0	0	0	0			
R33h         Y control (4)         0         1         0         0         0         0         0         PRP 12         PRP 11         PRP 10         PRP 10         0	R32h	γ control	0	1	0	0	0	0	0	PKP	PKP	PKP	0	0	0	0	0	PKP	PKP	PKP
R34h         Y control (5)         0         1         0         0         0         0         0         PKN 12         PKN 11         PKN 11         PKN 10         0	R33h	γ control	0	1	0	0	0	0	0	PRP	PRP	PRP	0	0	0	0	0	PRP	PRP	PRP
R35h         Y control (6)         0         1         0         0         0         0         0         PKN 32         PKN 31         PKN 30         0         0         0         0         PKN 22         PKN 21         PKN 20           R36h         Y control (7)         0         1         0         0         0         0         0         0         0         0         0         0         0         PKN 22         21         20           R36h         Y control (7)         0         1         0         0         0         0         PKN 52         PKN 51         PKN 50         0         0         0         0         PKN 42         PKN 41         PKN 40           R37h         Y control (9)         0         1         0	R34h	γ control	0	1	0	0	0	0	0	PKN	PKN	PKN	0	0	0	0	0	PKN	PKN	PKN
R36h         C7         0         1         0         0         0         0         52         51         50         0         0         0         42         41         40           R37h         Y control (9)         0         1         0         0         0         0         0         2         51         50         0         0         0         42         41         40           R37h         Y control (9)         0         1         0<	R35h	γ control	0	1	0	0	0	0	0	PKN	PKN	PKN	0	0	0	0	0	PKN	PKN	PKN
R3/h         (a)         0         1         0         0         0         0         12         11         10         0         0         0         02         01         00           R3Ah         Y         control (9)         0         1         0         0         0         12         11         10         0         0         0         02         01         00           R3Ah         Y         control (9)         0         1         0         0         0         VRP         VRP         VRP         VRP         0	R36h		0	1	0	0	0	0	0				0	0	0	0	0			
RSARI         (g)         0         1         0         0         0         14         13         12         11         10         0         0         0         03         02         01         00           P3Bb         Y control         0         1         0         0         VRN         VRN         VRN         VRN         0         0         0         02         01         00	R37h		0	1	0	0	0						0	0	0	0	0	02	01	
	R3Ah		0	1	0	0	0	14	13	12	11	10	0	0	0	0	03	02	01	00
	R3Bh		0	1	0	0	0						0	0	0	0				

Software settings will override hardware pin (eg, BGR bits override BGR pin definition) Table 10.1-1 Command table



# **10.2 REGISTER DESCRIPTION**

**Status Read** 

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
R	0	L7	L6	L5	L4	L3	L2	L1	L0	0	0	0	0	0	0	0	0

# Figure 10.2-1 Status read

The status read instruction reads the internal status of the T-con IC.

**L7–0:** Indicate the driving raster-row position where the liquid crystal display is being driven.

# **Driver Output Control (R01h)**

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	0	RL	REV	PINV	BGR	SΜ	ΤВ	CPE	0	0	0	0	0	0	0	0

#### Figure 10.2-2 Driver output control

- CPE: When CPE=0, Vcim is not shut down, but VGH, VGL, and Vcix2 are shut down. When CPE=1, internal charge pump Vcim, VGH, VGL, and Vcix2 are enabled.
- **REV:** Displays all character and graphics display sections with reversal when REV = "0". Since the grayscale level can be reversed, display of the same data is enabled on normally white and normally black panels. Source output level is indicated below.

REV	RGB data	Source output level						
		VCOM = "H"	VCOM = "L"					
	00000H	V0	V63					
0	:	:	:					
	3FFFFH	V63	V0					
	00000H	V63	V0					
1	:	:	:					
	3FFFFH	V0	V63					

# Table 10.2-1 Source output level

- **PINV:** When PINV=0, POL output is same phase with internal VCOM signal. When PINV=1, POL output phase is reversed with VCOM signal.
- **BGR:** Selects the <R><G><B> arrangement. When BGR = "0" <R><G><B> color is assigned from S0.When BGR = "1" <B><G><R> color is assigned from S0.
- **SM:** Change the division of gate driver. When SM = "0", odd/even division (interlace mode) is selected. When SM = "1", upper/lower division is selected. Select the division mode according to the mounting method.
- **TB:** Selects the output shift direction of the gate driver. When TB = "1", G0 shifts to G239. When TB = "0", G239 shifts to G0.
- RL: Selects the output shift direction of the source driver. When RL = "1", S0 shifts to S959 and <R><G><B> color is assigned from S0. When RL = "0", S959 shifts to S0 and <R><G><B> color is assigned from S959. Set RL bit and BGR bit when changing the dot order of R, G and B.
- Note: The default setting of register bits REV, BGR, TB and RL are defined by the logic stage of corresponding hardware pins. These bits will override the hardware setting once software command was sent to set the bits.






Figure 10.2-3 Scan direction & Display

FG030562DSSWBG02 REV:1



LCD-Driving-Waveform Control	l ( <b>R02h</b> )
------------------------------	-------------------

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	0	0	0	0	0	0	B/C	0	0	0	0	0	0	0	0	0

#### Figure 10.2-4 LCD-driving-waveform control

**B/C:** When B/C = 0, frame inversion of the LCD driving signal is enabled. When B/C = 1, line inversion waveform is generated

#### Power control 1 (R03h)

				,													
R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	DCT3	DCT2	DCT1	DCT0	BTF	BT2	BT1	BT0	DC3	DC2	DC1	DC0	AP2	AP1	AP0	0

#### Figure 10.2-5 Power control 1

**DCT3-0:** Set the step-up cycle of the step-up circuit for 8-color mode (CM = VDDIO). When the cycle is accelerated, the Vcim and Vcix2 driving ability of the step-up circuit increase, but their current consumption increase, too. Adjust the cycle taking into account the display quality and power consumption. VGH and VGL are always fixed at the step-up cycle of Fline x 0.5.

DCT3	DCT2	DCT1	DCT0	Step-up cycle				
0	0	0	0	Fline x 14				
0	0	0	1	Fline x 12				
0	0	1	0	Fline x 10				
0	0	1	1	Fline x 8				
0	1	0	0	Fline x 7				
0	1	0	1	Fline x 6				
0	1	1	0	Fline x 5				
0	1	1	1	Fline x 4				
1	0	0	0	Fline x 3				
1	0	0	1	Fline x 2				
1	0	1	0	Fline x 1				
1	0	1	1	Fline x 0.5				
1	1	0	0	Fline x 0.25				
1	1	0	1	Reserved				
1	1	1	0	Reserved				
1	1	1	1	Reserved				
•	<ul> <li>Fline = horizontal frequency (Fline Typ. 15KHz)</li> </ul>							

Table10.2-2 Step-up cycle

**BT2-0 & BTF:** Control the step-up factor of the step-up circuit. Adjust the step-up factor according to the power supply voltage to be used.

BTF	BT2	BT1	BT0	VGH output	VGL output
0	0	0	0	VCIX2 X 3	-(VCIX2 X 3) + VCI
0	0	0	1	VCIX2 X 3	-(VCIX2 X 2)
0	0	1	0	VCIX2 X 3	-(VCIX2 X 3)
0	0	1	1	VCIX2 X 2 + VCI	-(VCIX2 X 2) -VCI
0	1	0	0	VCIX2 X 2 + VCI	-(VCIX2 X 2)
0	1	0	1	VCIX2 X 2 + VCI	-(VCIX2 X 2) + VCI
0	1	1	0	VCIX2 X 2	-(VCIX2 X 2)
1	1	1	1	VCIX2 X 2	-(VCIX2 X 2) + VCI
1	Х	Х	Х	VCIX2 X 3	-VCIX2

Table 10.2-3 VGH and VGL booster ratio



**DC3-0:** Set the step-up cycle of the step-up circuit for 262k-color mode (CM = VSS). When the cycle is accelerated, the Vcim and Vcix2 driving ability of the step-up circuit increase, but their current consumption increase, too. Adjust the cycle taking into account the display quality and power consumption. VGH and VGL are always fixed at the step-up cycle of Fline x 0.5.

DC3	DC2	DC1	DC0	Step-up cycle
0	0	0	0	Fline x 14
0	0	0	1	Fline x 12
0	0	1	0	Fline x 10
0	0	1	1	Fline x 8
0	1	0	0	Fline x 7
0	1	0	1	Fline x 6
0	1	1	0	Fline x 5
0	1	1	1	Fline x 4
1	0	0	0	Fline x 3
1	0	0	1	Fline x 2
1	0	1	0	Fline x 1
1	0	1	1	Fline x 0.5
1	1	0	0	Fline x 0.25
1	1	0	1	Reserved
1	1	1	0	Reserved
1	1	1	1	Reserved

Fline = horizontal frequency (Fline Typ. 15KHz)
 Table 10.2-4 Step-up cycle

**AP2-0:** Adjust the amount of current from the stable-current source in the internal operational amplifier circuit. When the amount of current becomes large, the driving ability of the operational-amplifier circuits increase. Adjust the current taking into account the power consumption. During times when there is no display, such as when the system is in a sleep mode, set AP2-0 = "000" to halt the operational amplifier circuit and the step-up circuits to educe current consumption.

AP2	AP1	AP0	Op-amp power
0	0	0	Least
0	0	1	Small
0	1	0	Small to medium
0	1	1	Medium
1	0	0	Medium to large
1	0	1	Large
1	1	0	Large to Maximum
1	1	1	Maximum

Table 10.2-5 Op-amp power



# Input Data and Color Filter Control (R04h)

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	0	0	0	0	0	PALM	BLT1	BLT0	OEA1	OEA0	SEL2	SEL1	SEL0	1	1	1

# Figure 10.2-6 Input data and color filter control

# SEL2-0: Define the input interface mode.

SEL2	SEL1	SEL0	Format	Operating Frequency
0	0	0	Parallel-RGB data format	6.5 MHz
0	0	1	Serial-RGB data format	19.5MHz
0	1	0	CCIR 656 data format (640RGB)	24.54MHz
0	1	1	CCIR 656 data format (720RGB)	27MHz
1	0	0	YUV mode A data format (Cr-Y-Cb-Y)	24.54MHz
1	0	1	YUV mode A data format (Cr-Y-Cb-Y)	27MHz
1	1	0	YUV mode B data format (Cb-Y-Cr-Y)	27MHz
1	1	1	YUV mode B data format (Cb-Y-Cr-Y)	24.54MHz

Input format	DOTCLK Freq (MHz)	Display Data	Active Area (DOTCLK)
YUV mode	24.54	640	1280
TOVINDUE	27	720	1440

# Table10.2-6 Interface type

# OEA1-0: Odd/Even filed advanced function.

OEA1	OEA0	
0	0	Display Start @ VBP delay for Odd field and @ VBP-1 for Even field.
0	1	Display Start @ VBP delay for Odd field and @ VBP for Even field.
1	0	Display Start @ VBP delay for Odd field and @ VBP+1 for Even field.
1	1	No use

# Table10.2-7 Odd/Even filed advanced function.

BLT[1:0]: Set the initial power on black image insertion time.

00: 10 fields

01: 20 fields

10: 40 fields

11: 80 fields

# PALM: Set the input data line number in PAL mode

- 0: 280 lines
- 1: 288 lines



R	R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
	W	1	GHN	XDK	GDIS	LPF	DEP	CKP	VSP	HSP	DEO	DIT	0	PWM	0	FB2	FB1	FB0
									_									

# Figure 10.2-7 Function control

FB2-0: Set PWM feedback level adjustment.

- 000: 0.4V
- 001: 0.45V
- 010: 0.5V
- 011: 0.55V
- 100: 0.6V
- 101: 0.65V
- 110: 0.7V
- 111: 0.75V

PWM: When PWM=0, PWM function is disabled. When PWM=1, PWM function is enabled. DIT: When DIT=0, dithering function is turned off. When DIT=1, dithering function is enabled.

- DEO: When DEO=0, VSYNC/HSYNC are also needed in DE mode. Under this condition, vertical back porch is defined by VBP[6:0] and the horizontal first valid data is defined by DE signal. When DEO=1, only DEN signal is needed in DE mode.
- HSP: When HSP=0, HSYNC is negative polarity. When HSP=1, HSYNC is positive polarity.
- VSP: When VSP=0, VSYNC is negative polarity. When VSP=1, VSYNC is positive polarity.
- CKP: When CKP=0, data is latched in DCLK falling edge. When CKP=1, data is latched by DCLK rising edge.
- DEP: When DEP=0, DEN is negative polarity active. When DEP=1, DEN is positive polarity active.
- LPF: When LPF=0, the low pass filter function in YUV mode is disabled. When LPF=1, the low pass filter function is YUV mode is enabled.
- GDIS: When GDIS=0, VGL has no discharge path to VSS in standby mode. When
- GDIS=1, VGL will discharge to VSS in standby mode.
- XDK: When XDK=0, VCIX2 is 2 stage pumping from VCI. (VCIX2=3 x VCI) When XDK=1, VCIX2 is 2 phase pumping from VCI. (VCIX2=2 x VCI)
- GHN: When GHN=0, all gate outputs are forced to VGH. When GHN=1, gate driver is normal operation.



#### R/W RS IB15 IB14 IB13 IB12 IB11 IB10 IB9 W 1 0 BR6 BR5 BR4 BR3 BR2 BR1 IB8 IB7 IB6 IB5 IB4 IB3 IB2 IB1 IB0 BR0 0 0 CON4 CON3 CON2 CON1 CON0 0

Figure 10.2-8 Contrast/Brightness control

**CON4-0:** Display Contrast level adjustment. (0.125/step) Adjust range from 00h (level = 0) to 1Fh (level = 3.875). Default value is 08h (level = 1).

**BR6-0:** Display Brightness level adjustment. (2/step) Adjust range from 00h(level = -128) to 7Fh(level = +126). Default value is 40h(level = 0).

# Frame Cycle Control (R0Bh)

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	NO1	NO0	SDT1	SDT0	0	EQ2	EQ1	EQ0	0	0	0	0	0	0	0	0
							40.0				4						,

Figure 10.2-9 Frame cycle control

NO1-0: Sets amount of non-overlap of the gate output.

NO1	NO0	Amount of non-overlap
0	0	1.5 us
0	1	3 us
1	0	4.5 us
1	1	6 us




Figure 10.2-10 NO timing diagram

SDT1	SDT0	Delay amount of the source output
0	0	1 us
0	1	3 us
1	0	5 us
1	1	7 us
	Table 4	0.0.0 Delevier and a fille a service and

Table 10.2-8 Delay amount of the source output

EQ2-0: Sets the equalizing period.

U			
EQ2	EQ1	EQ0	EQ period
0	0	0	No EQ
0	0	1	3 us
0	1	0	4 us
0	1	1	5 us
1	0	0	6 us
1	0	1	7 us
1	1	0	8 us
1	1	1	9 us

Table 10.2-9 EQ period






Figure 10.2-11 EQ timing diagram

# **Power Control 2 (R0Dh)**

R/W W

RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
1	0	VRC2	VRC1	VRC0	0	0	VDS1	VDS0	0	0	VRH5	VRH4	VRH3	VRH2	VRH1	VRH0
					Figu	ure 10	.2-12 F	ower	contr	ol 2						

VRC[2:0]: set the VCIX2 charge pump voltage clamp.

VRC[2:0]=000, 5.1V VRC[2:0]=001, 5.3V VRC[2:0]=010, 5.5V VRC[2:0]=011, 5.7V VRC[2:0]=100, 5.9V VRC[2:0]=101, reserved VRC[2:0]=110, reserved VRC[2:0]=111, reserved VRC[2:0]=111, reserved VDS[1:0]=00, 1.8V VDS[1:0]=00, 1.8V VDS[1:0]=01, 2V VDS[1:0]=10, 2.2V VDS[1:0]=11, 2.5V

VRH5-0: Set amplitude magnification of VLCD63. These bits amplify the VLCD63 voltage 2.464 to 4.456 times the Vref voltage set by VRH5-0.



VRH5	VRH4	VRH3	VRH2	VRH1	VRH0	VLCD63Voltage	VRH5	VRH4	VRH3	VRH2	VRH1	VRH0	VLCD63Voltage
0	0	0	0	0	0	Vref x 2.456	1	0	0	0	0	0	Vref x 3.480
0	0	0	0	0	1	Vref x 2.488	1	0	0	0	0	1	Vref x 3.512
0	0	0	0	1	0	Vref x 2.520	1	0	0	0	1	0	Vref x 3.544
0	0	0	0	1	1	Vref x 2.552	1	0	0	0	1	1	Vref x 3.576
0	0	0	1	0	0	Vref x 2.584	1	0	0	1	0	0	Vref x 3.608
0	0	0	1	0	1	Vref x 2.616	1	0	0	1	0	1	Vref x 3.640
0	0	0	1	1	0	Vref x 2.648	1	0	0	1	1	0	Vref x 3.672
0	0	0	1	1	1	Vref x 2.680	1	0	0	1	1	1	Vref x 3.704
0	0	1	0	0	0	Vref x 2.712	1	0	1	0	0	0	Vref x 3.736
0	0	1	0	0	1	Vref x 2.744	1	0	1	0	0	1	Vref x 3.768
0	0	1	0	1	0	Vref x 2.776	1	0	1	0	1	0	Vref x 3.800
0	0	1	0	1	1	Vref x 2.808	1	0	1	0	1	1	Vref x 3.832
0	0	1	1	0	0	Vref x 2.840	1	0	1	1	0	0	Vref x 3.864
0	0	1	1	0	1	Vref x 2.872	1	0	1	1	0	1	Vref x 3.896
0	0	1	1	1	0	Vref x 2.904	1	0	1	1	1	0	Vref x 3.928
0	0	1	1	1	1	Vref x 2.936	1	0	1	1	1	1	Vref x 3.960
0	1	0	0	0	0	Vref x 2.968	1	1	0	0	0	0	Vref x 3.992
0	1	0	0	0	1	Vref x 3.000	1	1	0	0	0	1	Vref x 4.024
0	1	0	0	1	0	Vref x 3.032	1	1	0	0	1	0	Vref x 4.056
0	1	0	0	1	1	Vref x 3.064	1	1	0	0	1	1	Vref x 4.088
0	1	0	1	0	0	Vref x 3.096	1	1	0	1	0	0	Vref x 4.120
0	1	0	1	0	1	Vref x 3.128	1	1	0	1	0	1	Vref x 4.152
0	1	0	1	1	0	Vref x 3.160	1	1	0	1	1	0	Vref x 4.184
0	1	0	1	1	1	Vref x 3.192	1	1	0	1	1	1	Vref x 4.216
0	1	1	0	0	0	Vref x 3.224	1	1	1	0	0	0	Vref x 4.248
0	1	1	0	0	1	Vref x 3.256	1	1	1	0	0	1	Vref x 4.280
0	1	1	0	1	0	Vref x 3.288	1	1	1	0	1	0	Vref x 4.312
0	1	1	0	1	1	Vref x 3.320	1	1	1	0	1	1	Vref x 4.344
0	1	1	1	0	0	Vref x 3.352	1	1	1	1	0	0	Vref x 4.376
0	1	1	1	0	1	Vref x 3.384	1	1	1	1	0	1	Vref x 4.408
0	1	1	1	1	0	Vref x 3.416	1	1	1	1	1	0	Vref x 4.440
0	1	1	1	1	1	Vref x 3.448	1	1	1	1	1	1	Vref x 4.472



R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	0	0	1	VDV6	VDV5	VDV4	VDV3	VDV2	VDV1	VDV0	0	0	0	0	0	0
						Figur	<u>0 10 2</u>	13 Po	vor cor	atrol 3							

Figure 10.2-13 Power control 3

VDV6-0: Set the alternating amplitudes of VCOM at the VCOM alternating drive. These bits amplify VCOM amplitude 0.6 to 1.2525 times the VLCD63 voltage. When VCOMG = "0", the settings become invalid. External voltage at VCOMR is referenced when VDV = "01111xx".

VDV6	VDV5	VDV4	VDV3	VDV2	VDV1	VDV0	VCOM Amplitude
0	0	0	0	0	0	0	VLCD63 x 0.6000
0	0	0	0	0	0	1	VLCD63 x 0.6075
0	0	0	0	0	1	0	VLCD63 x 0.6150
0	0	0	0	0	1	1	VLCD63 x 0.6225
0	0	0	0	1	0	0	VLCD63 x 0.6300
			:				: Step = 0.0075 :
0	1	1	1	0	1	0	VLCD63 x 1.0350
0	1	1	1	0	1	1	VLCD63 x 1.0425
							Reference from
0	1	1	1	1	*	*	external voltage (VCOMR)
1	0	0	0	0	0	0	VLCD63 x 1.0500
1	0	0	0	0	0	1	VLCD63 x 1.0575
			:				: Step = 0.0075 :
1	0	1	1	0	1	0	VLCD63 x 1.2450
1	0	1	1	0	1	1	VLCD63 x 1.2525
1	0	1	1	1	*	*	Reserved
1	1	*	*	*	*	*	Reserved

# Gate Scan Position (R0Fh)

Table 10.2-11 VCOM amplitude

	• ~ •			- (	/												
R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	0	0	0	0	0	0	0	0	SCN7	SCN6	SCN5	SCN4	SCN3	SCN2	SCN1	SCN0
	Figure 40.0.44 Opto score position																

Figure 10.2-14 Gate scan position

SCN8-0: Set the scanning starting position of the gate driver.




Figure 10.2-15 Gate scan display position



# **Horizontal Porch (R16h)**

-																		
R	/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
١	W	1	XLIM8	XLIM7	XLIM6	XLIM5	XLIM4	XLIM3	XLIM2	XLIM1	XLIM0	0	0	0	0	0	0	0

# Figure 10.2-16 Horizontal Porch

# XLIM8-0: Set the number of valid pixel per line.

XLIM8	XLIM7	XLIM6	XLIM5	XLIM4	XLIM3	XLIM2	XLIM1	XLIM0	No. of pixel per line
0	0	0	0	0	0	0	0	0	1
0	0	0	0	0	0	0	0	1	2
0	0	0	0	0	0	0	1	0	3
				:					:
				:					Step = 1 :
1	0	0	1	1	1	1	1	0	319
1	0	0	1	1	1	1	1	1	320
1	0	1	*	*	*	*	*	*	Reserved
1	1	*	*	*	*	*	*	*	Reserved

# Table 10.2-12 No. of pixel per line

# Vertical Porch (R17h)

101	iicai	10101		п)													
R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	STH1	STH0	HBP6	HBP5	HBP4	HBP3	HBP2	HBP1	HBP0	VBP6	VBP5	VBP4	VBP3	VBP2	VBP1	VBP0

# Figure 10.2-17 Vertical porch

**HBP6-0**: Set the delay period from falling edge of HSYNC signal to first valid data. The pixel data exceed the range set by XLIM8-0 and before the first valid data will be treated as dummy data. The setting is only effective in SYNC mode timing.

HBP6	HBP5	HBP4	HBP3	HBP2	HBP1	HBP0	No. of clock cycle
0	0	0	0	0	0	0	Can't set
0	0	0	0	0	0	1	Can't set
0	0	0	0	0	1	0	Can't set
0	0	0	0	0	1	1	Can't set
0	0	0	0	1	0	0	Can't set
0	0	0	0	1	0	1	Can't set
0	0	0	0	1	1	0	Can't set
0	0	0	0	1	1	1	Can't set
0	0	0	1	0	0	0	Can't set
0	0	0	1	0	0	1	9
							: Step = 1 :
1	1	1	1	1	1	0	126
1	1	1	1	1	1	1	127

Table 10.2-13 No. of clock cycle of clock
---



**Confidential Document** Cycle time of HSYNC Set by XLIM8-0 Set by HBP6-0 · // 11 HSYNC 11 Default 320 pixels per line Pixel Data D1 D2 Dummy D0 D317 D318 D319 Dummy DOTCLK 10 clock cycles of DOTCLK HBP6-0 = 00001000 Figure 10.2-18 No. of clock cycle of clock

- **STH1-0:** Adjust the first valid data by dot clock. This setting is not valid in parallel RGB input interface. STH = 00: +0 dot clock
  - STH = 01: +1 dot clockSTH = 10: +2 dot clockSTH = 11: +3 dot clock
- **VBP6-0:** Set the delay period from falling edge of VSYNC to first valid line. The line data within this delay period will be treated as dummy line. The setting is only effective in SYNC mode timing.

VBP6	VBP5	VBP4	VBP3	VBP2	VBP1	VBP0	No. of clock cycle of HSYNC
0	0	0	0	0	0	0	Can't set
0	0	0	0	0	0	1	Can't set
0	0	0	0	0	1	0	2
0	0	0	0	0	1	1	3
0	0	0	0	1	0	0	4
			:				: Step = 1 :
1	1	1	1	1	0	0	124
1	1	1	1	1	0	1	125
1	1	1	1	1	1	0	126
1	1	1	1	1	1	1	127

Table 10.2-14 No. of clock cycle of HSYNC






Figure 10.2-19 No. of clock cycle of HSYNC

# **Power Control 4 (R1Eh)**

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	0	0	0	0	0	0	0	0	nOTP	VCM6	VCM5	VCM4	VCM3	VCM2	VCM1	VCM0
							Figu	ire 1	0.2-2	0 Powe	er cont	rol 4					

**nOTP:** nOTP equals to "0" after power on reset and VCOMH voltage equals to programmed OTP value. When nOTP set to "1", setting of VCM6-0 becomes valid and voltage of VCOMH can be adjusted.

**VCM6-0:** Set the VCOMH voltage if nOTP = "1". These bits amplify the VCOMH voltage 0.36 to 0.995 times the VLCD63 voltage.

VCM6	VCM5	VCM4	VCM3	VCM2	VCM1	VCM0	VCOMH
0	0	0	0	0	0	0	VLCD63 x 0.360
0	0	0	0	0	0	1	VLCD63 x 0.365
0	0	0	0	0	1	0	VLCD63 x 0.370
0	0	0	0	0	1	1	VLCD63 x 0.375
0	0	0	0	1	0	0	VLCD63 x 0.380
			:			:	:
			:				Step = 0.005
			:				:
1	1	1	1	1	0	0	VLCD63 x 0.980
1	1	1	1	1	0	1	VLCD63 x 0.985
1	1	1	1	1	1	0	VLCD63 x 0.990
1	1	1	1	1	1	1	VLCD63 x 0.995

Note: 2V < VCOMH < VLCD63

#### Table10.2-15 VCOMH

# Gamma Control 1 (R30h to R37h)

-				<u>`</u>		/									-	-	
R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	0	0	0	0	0	PKP1	PKP1	PKP1	0	0	0	0	0	PKP0	PKP0	PKP0
W	1	0	0	0	0	0	PKP3	PKP3	PKP3	0	0	0	0	0	PKP2	PKP2	PKP2
W	1	0	0	0	0	0	PKP5	PKP5	PKP5	0	0	0	0	0	PKP4	PKP4	PKP4
W	1	0	0	0	0	0	PRP1	PRP1	PRP1	0	0	0	0	0	PRP0	PRP0	PRP0
W	1	0	0	0	0	0	PKN1	PKN1	PKN1	0	0	0	0	0	PKN0	PKN0	PKN0
W	1	0	0	0	0	0	PKN3	PKN3	PKN3	0	0	0	0	0	PKN2	PKN2	PKN2
W	1	0	0	0	0	0	PKN5	PKN5	PKN5	0	0	0	0	0	PKN4	PKN4	PKN4
W	1	0	0	0	0	0	PRN1	PRN1	PRN1	0	0	0	0	0	PRN0	PRN0	PRN0
							· · · · · · · · · ·	0.04	•								

# Figure 10.2-21 Gamma control 1

PKP52-00: Gamma micro adjustment registers for the positive polarity output.

**PRP12-00:** Gradient adjustment registers for the positive polarity output.

**PKN52-00:** Gamma micro adjustment registers for the negative polarity output.

PRN12-00: Gradient adjustment registers for the negative polarity output.



# Gamma Control 2 (R3Ah to R3Bh)

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	0	0	0	VRP14	VRP13	VRP12	VRP11	VRP10	0	0	0	0	VRP03	VRP02	VRP01	VRP00
W	1	0	0	0	VRN14	VRN13	VRN12	VRN11	VRN10	0	0	0	0	VRN03	VRN02	VRN01	VRN00

Figure 10.2-23 Gamma control 2

VRP14-00: Adjustment registers for amplification adjustment of the positive polarity output. VRN14-00: Adjustment registers for the amplification adjustment of the negative polarity output. (Refer to Gamma Adjustment Function for details)



Reg#	Hex Code	Register Bit Value
R01h	XX00	RL = X REV = X PINV = X BGR = X SM = "0" TB = X CPE = X
R02h	0200	B/C = "1"
R03h	6364	DCT= "0110" BT = "011" BTF = "0" DC = "0110" AP = "010"
R04h	04XX	PALM = "1" BLT = "00" OEA = Note <sub>(2)</sub> SEL = X
R05h		GHN="1"         XDK="0"         GDIS="1"         LPF="1"         DEP="0"         CKP="1"         VSP= Note(2)           HSP="0"         DEO="1"         DIT="1"         PWM="0"         FB="100"         FB="100"
R0Ah	4008	BR = "1000000" CON = "01000"
R0Bh	D400	NO = "11" SDT = "01" EQ = "100"
R0Dh	3229	VRC = "011" VDS = "10" VRH = "101001"
R0Eh	3200	VDV = "1001000"
R0Fh	0000	SCN = "0000000"
R16h	9F80	XLIM = "100111111"
R17h		STH = "00" HBP = $Note_{(2)}$ VBP = $Note_{(2)}$
R1Eh	0052	nOTP = "0" VCM = "1010010"
R30h	0000	PKP1 = "000" PKP0 = "000"
R31h	0407	PKP3 = "100" PKP2 = "111"
R32h	0202	PKP5 = "010" PKP4 = "010"
R33h	0000	PRP1 = "000" PRP0 = "000"
R34h	0505	PKN1 = "101" PKN0 = "101"
R35h	0003	PKN3 = "000" PKN2 = "011"
R36h	0707	PKN5 = "111" PKN4 = "111"
R37h	0000	PRN1 = "000" PRN0 = "000"
R3Ah	0904	VRP1 = "01001" VRP0 = "0100"
R3Bh	0904	VRN1 = "01001" VRN0 = "0100"

Note: (1) X means the bit is refer to the logic stage of the corresponding hardware pin. (2) The default values of the VSP 、 OEA、 HBP、 VBP are automatically set by SEL.

Default Value	e auto setti	ng	VSP	OEA[1:0]	HBP[6:0]	VBP[6:0]
	NTSC		0	01	1000100	0010010
SEL[2:0] = 000	PAL	PALM=0	0	01	1000100	0010010
	FAL	PALM=1	0	01	1000100	0010010
	NTSC		0	01	1000100	0010010
SEL[2:0] = 001	PAL	PALM=0	0	01	1000100	0010010
		PALM=1				0010010
	NTSC		0	01	1000101	0010110
SEL[2:0] = 010	PAL	PALM=0	0	10	1000101	0011100
		PALM=1				0011000
	NTSC		0	01	1000100	0010110
SEL[2:0] = 011	PAL	PALM=0	0	10	1000111	0011100
		PALM=1	_			0011000
	NTSC		1	10	1000110	0010001
SEL[2:0] = 100	PAL	PALM=0	1	10	1000110	0011000
		PALM=1	-			0010100
	NTSC		1	10	1000101	0010001
SEL[2:0] = 101	PAL	PALM=0	1	10	1001000	0011000
		PALM=1				0010100
	NTSC		1	10	1000101	0010001
SEL[2:0] = 110	PAL	PALM=0	1	10	1001000	0011000
		PALM=1	•			0010100
	NTSC		1	10	1000110	0010001
SEL[2:0] = 111	PAL	PALM=0	1	10	1000110	0011000
		PALM=1			1000110	0010100

# Table 10.3-1Registers Default Value



# **11. GAMMA ADJUSTMENT FUNCTION**

The IC incorporates gamma adjustment function for the 262K-color display. Gamma adjustment is implemented by deciding the 8-grayscale levels with angle adjustment and micro adjustment register. Also, angle adjustment and micro adjustment is fixed for each of the internal positive and negative polarity. Set up by the liquid crystal panel's specification.




Figure 11-1 Grayscale control block



#### **11.1 Structure of Grayscale Amplifier**

Below figure indicates the structure of the grayscale amplifier. It determines 8 levels (VIN0-VIN7) by the gradient adjuster and the micro adjustment register. Also, dividing these levels with ladder resistors generates V0 to V63.




Figure 11.1-1 Grayscale amplifier






Figure 11.1-2 Resistor Ladder for Gamma Voltages Generation



#### 11.2 Gamma Adjustment Register

**Confidential Document** 

This block is the register to set up the grayscale voltage adjusting to the gamma specification of the LCD panel. This register can independent set up to positive/negative polarities and there are three types of register groups to adjust gradient, amplitude, and micro-adjustment on number of the grayscale, characteristics of the grayscale voltage. (Using the same setting for Reference-value and R.G.B.) following graphics indicates the operation of each adjusting register.




Figure 11.2-1 Gamma adjustment function

### 11.2.1 Gradient adjusting register

The gradient-adjusting resistor is to adjust around middle gradient, specification of the grayscale number and the grayscale voltage without changing the dynamic range. To accomplish the adjustment, it controls the variable resistors in the middle of the ladder resistor by registers (PRP(N)0 / PRP(N)1) for the grayscale voltage generator. Also, there is an independent resistor on the positive/negative polarities in order for corresponding to asymmetry drive.

### 11.2.2 Amplitude adjusting register

The amplitude-adjusting resistor is to adjust amplitude of the grayscale voltage. To accomplish the adjustment, it controls the variable resistors in the boundary of the ladder resistor by registers (VRP(N)0 / VRP(N)1) for the grayscale voltage generator. Also, there is an independent resistor on the positive/negative polarities as well as the gradient-adjusting resistor.

### 11.2.3 Micro adjusting register

The micro-adjusting register is to make subtle adjustment of the grayscale voltage level. To accomplish the adjustment, it controls each reference voltage level by the 8 to 1 selector towards the 8-level reference voltage generated from the ladder resistor. Also, there is an independent resistor on the positive/negative polarities as well as other adjusting resistors.

### 11.3 Ladder Resistor / 8 to 1 selector

This block outputs the reference voltage of the grayscale voltage. There are two ladder resistors including the variable resistor and the 8 to 1 selector selecting voltage generated by the ladder resistor. The gamma registers control the variable resistors and 8 to 1 selector resistors. Also, there has pin (EXVR) that can be connected to VSS or an external variable resistor for compensating the dispersion of length between one panel to another.



### Variable Resistor

There are 3 types of the variable resistors that are for the gradient and amplitude adjustment. The resistance is set by the resistor (PRP(N)0 / PRP(N)1) and (VRP(N)0 / VRP(N)1) as below.

PRP(N)[0:1]	Resistance
000	0R
001	4R
010	8R
011	12R
100	16R
101	20R
110	24R
111	28R

Table 11.2-1 PRP(N)

VRP(N)0	Resistance					
0000	0R					
0001	2R					
0010	4R					
: Step=2R :						
1110	28R					
1111	30R					
Table 11.2-2 VRP(N)0						

VRP(N)1	Resistance				
0000	0R				
0001	1R				
0010	2R				
Step=1R					
1110	28R				
1111	30R				

Table 11.2-3 VRP(N)1


### 8 to 1 Selector

In the 8 to 1 selector, a reference voltage VIN can be selected from the levels which are generated by the ladder resistors. There are six types of reference voltage (VIN1 to VIN6) and totally 48 divided voltages can be selected in one ladder resistor. Following figure explains the relationship between the micro adjusting register and the selecting voltage.


	Negative polarity												
Register	Selected voltage					Register	r Selected voltage						
PKP[2:0]	VINP1	VINP2	VINP3	VINP4	VINP5	VINP6	PKN[2:0]	VINN1	VINN2	VINN3	VINN4	VINN5	VINN6
000	KVP1	KVP9	KVP17	KVP25	KVP33	KVP41	000	KVN1	KVN9	KVN17	KVN25	KVN33	KVN41
001	KVP2	KVP10	KVP18	KVP26	KVP34	KVP42	001	KVN2	KVN10	KVN18	KVN26	KVN34	KVN42
010	KVP3	KVP11	KVP19	KVP27	KVP35	KVP43	010	KVN3	KVN11	KVN19	KVN27	KVN35	KVN43
011	KVP4	KVP12	KVP20	KVP28	KVP36	KVP44	011	KVN4	KVN12	KVN20	KVN28	KVN36	KVN44
100	KVP5	KVP13	KVP21	KVP29	KVP37	KVP45	100	KVN5	KVN13	KVN21	KVN29	KVN37	KVN45
101	KVP6	KVP14	KVP22	KVP30	KVP38	KVP46	101	KVN6	KVN14	KVN22	KVN30	KVN38	KVN46
110	KVP7	KVP15	KVP23	KVP31	KVP39	KVP47	110	KVN7	KVN15	KVN23	KVN31	KVN39	KVN47
111	KVP8	KVP16	KVP24	KVP32	KVP40	KVP48	111	KVN8	KVN16	KVN24	KVN32	KVN40	KVN48


Table11.2-4 PKP and PKN














13.1 Specification:								Ta = 25°C	
Parameter			Symbol	Condition	MIN.	TYP.	MAX.	Unit	Remarks
	Ho	orizontal	$\theta_x$ +			70			
Viewing			$\theta_{x}$ -	Center		70		deg	Note 1,4
Angle	Vertical		$\theta_{Y}$ +	CR≥10		50			
			θγ-			70		-	
Contrast Ratio			CR	at optimized viewing angle	200				Note 1,3
Response time	Rise Rise		Tr		-	15	30	ms	Note 1,6
Response line		Fall	Tf	1	-	35	50	ms	
Brightness		L	Center θx=θy =0°	200	250		cd/m²	Note 1,2	
Chromaticity		X <sub>W</sub>	IL=40mA	0.25	0.30	0.35		Note 1,7	
		Уw		0.28	0.33	0.38			
Uniformity		B-uni	$\theta x = \theta y = 0^{\circ}$	70			%	Note1,5	

The following optical specifications shall be measured in a darkroom or equivalent state(ambient luminance  $\leq 1$  lux, and at room temperature). The operation temperature is  $25^{\circ}C\pm 2^{\circ}C$ . The measurement method is shown in Note1.

Note1: The method of optical measurement:







Note2: Measured at the center area of the panel and at the viewing angle of the  $\theta x = \theta y = 0^{\circ}$ Note3: Definition of Contrast Ratio (CR): CP \_\_\_\_\_ Luminance with all pixels in white state

 $CR = \frac{Luminance with all pixels in white state}{Luminance with all pixels in Black state}$ 

Note4: Definition of Viewing Angle




Note 5: Definition of Brightness Uniformity (B-uni):



B-uni = Minimum luminance of 9 points (Note 5).



The Response Time is set initially by defining the "Rising Time (Tr)" and the "Falling Time (Tf)" respectively. Tr and Tf are defined as following figure.



Note 7: Definition of Chromaticity:

The color coordinate  $(x_{W}, y_{W})$  is, are obtained with all pixels in the viewing field at white.





### 14.1.1 Temperature and Humidity(Ambient Temperature)

Temperature	:	$20 \pm 5^{\circ}C$
Humidity	:	$65 \pm \mathbf{5\%}$

### 14.1.2 Operation

Unless specified otherwise, test will be conducted under function state.

### 14.1.3 Container


Unless specified otherwise, vibration test will be conducted to the product itself without putting it in a container.

## 14.1.4 Test Frequency

In case of related to deterioration such as shock test. It will be conducted only once.

### 14.1.5 Test Method

No.	Reliability Test Item & Level	Test Level
1	High Temperature Storage Test	T=80°C,240hrs
2	Low Temperature Storage Test	T=-30°C,240hrs
3	High Temperature Operation Test	T=70°C,240hrs
4	Low Temperature Operation Test	T=-20°C,240hrs
5	High Temperature and High Humidity Operation Test	T=60°C,90% RH,240hrs
6	Thermal Cycling Test	$-30^{\circ}C \rightarrow +25^{\circ}C \rightarrow +80^{\circ}C,50$ Cycles
0	(No operation)	30 min 5min 30 min
		Frequency:10 ~ 55 Hz
7	Vibration Test	Amplitude:1.0 mm
	(No operation)	Sweep Time:11min
		Test Period:6 Cycles for each Direction of X,Y,Z
	Shock Test	100G, 6ms
8	(No operation)	Direction:± X,± Y,± Z Cycle:3 times



# 17. PRECAUTION IN USE LCM

#### 1. LIQUID CRYSTAL DISPLAY (LCD)

LCD is made up of glass, organic sealant, organic fluid, and polymer based polarizers. The following precautions should be taken when handing,

(1). Keep the temperature within range of use and storage. Excessive temperature and humidity could cause polarization degradation, polarizer peel off or bubble.

(2). Do not contact the exposed polarizers with anything harder than an HB pencil lead. To clean dust off the display surface, wipe gently with cotton, chamois or other soft material soaked in petroleum benzin.

(3). Wipe off saliva or water drops immediately. Contact with water over a long period of time may cause polarizer deformation or color fading, while an active LCD with water condensation on its surface will cause corrosion of ITO electrodes.

(4). Glass can be easily chipped or cracked from rough handling, especially at corners and edges.

(5). Do not drive LCD with DC voltage.

2. Liquid Crystal Display Modules

2.1 Mechanical Considerations

LCM are assembled and adjusted with a high degree of precision. Avoid excessive shocks and do not make any alterations or modifications. The following should be noted.

(1). Do not tamper in any way with the tabs on the metal frame.(2). Do not modify the PCB by drilling extra holes, changing its

outline, moving its components or modifying its pattern.

(3). Do not touch the elastomer connector, especially insert an backlight panel (for example, EL).

(4). When mounting a LCM make sure that the PCB is not under any stress such as bending or twisting . Elastomer contacts are very delicate and missing pixels could result from slight dislocation of any of the elements.

(5). Avoid pressing on the metal bezel, otherwise the elastomer connector could be deformed and lose contact, resulting in missing pixels.

#### 2.2. Static Electricity

LCM contains CMOS LSI's and the same precaution for such devices should apply, namely

(1). The operator should be grounded whenever he/she comes into contact with the module. Never touch any of the conductive parts such as the LSI pads, the copper leads on the PCB and the interface terminals with any parts of the human body.

(2). The modules should be kept in antistatic bags or other containers resistant to static for storage.

(3). Only properly grounded soldering irons should be used.

(4). If an electric screwdriver is used, it should be well grounded and shielded from commutator sparks.

(5) The normal static prevention measures should be observed for work clothes and working benches; for the latter conductive (rubber) mat is recommended.(6). Since dry air is inductive to statics, a relative humidity of 50-60% is recommended.

2.3 Soldering

(1). Solder only to the I/O terminals.

(2). Use only soldering irons with proper grounding and no leakage.

(3). Soldering temperature :  $280^{\circ}C \pm 10^{\circ}C$ 

(4). Soldering time: 3 to 4 sec.

(5). Use eutectic solder with resin flux fill.

(6). If flux is used, the LCD surface should be covered to avoid flux spatters. Flux residue should be removed after wards.

#### 2.4 Operation

(1). The viewing angle can be adjusted by varying the LCD driving voltage V0.

(2). Driving voltage should be kept within specified range; excess voltage shortens display life.

(3). Response time increases with decrease in temperature.

(4). Display may turn black or dark blue at temperatures above its operational range; this is (however not pressing on the viewing area) may cause the segments to appear "fractured".

(5). Mechanical disturbance during operation (such as pressing on the viewing area) may cause the segments to appear "fractured".

#### 2.5 Storage


If any fluid leaks out of a damaged glass cell, wash off any human part that comes into contact with soap and water. Never swallow the fluid. The toxicity is extremely low but caution should be exercised at all the time.

#### 2.6 Limited Warranty

Unless otherwise agreed between DATA IMAGE and customer, DATA IMAGE will replace or repair any of its LCD and LCM which is found to be defective electrically and visually when inspected in accordance with DATA IMAGE acceptance standards, for a period on one year from date of shipment. Confirmation of such date shall be based on freight documents. The warranty liability of DATA IMAGE is limited to repair and/or replacement on the terms set forth above. DATA IMAGE will not responsible for any subsequent or consequential events.



Confidential Document **18. OUTLINE DRAWING** 





# Confidential Document 19. PACKAGE INFORMATION

