

LCD,LCM Specialist 湖南飞优特电子科技有限公司 Hunan Future Electronics Technology Co.,Ltd.

Specification for Approval

Product No. : FG12864146B-FFS-01

Customer:

Prepared by	Checked by	Approved by
YangXiaocong	Liwentao	Yaofuheng



Your confirmation of this specification is very important! It's undoubted this attached specification will be regarded as your approval once you confirmed our LCM sample. Also, further mass production will subject to this specification.

DOC. Sample CHANGED BY DATE DESCRIPTION Version Version A0 00 2024-05-29 YXC First Design

DOCUMENT REVISION HISTORY

Directory



	LCD, LCWI Specialist	
1 FUNCTION	& FEATURES	1
2 BLOCK DIA	AGRAM	1
3 DIMENSION	NAL CD DRAWING	2
4 POWER SUI	PPLY	4
5 PIN DESCRI	IPTION	5
6 MAXIMUM	ABSOLUTE LIMIT (T=25°C)	6
7 ELECTRICA	AL CHARACTERISTICS	6
8 Instruction D	Description	12
9 QUALITY S	SPECIFICATIONS	13
10.Guarantee		20



<u>1 FUNCTION & FEATURES</u>

ITEM	Normal dimensions
Display Format	128*64 DOTS
Module dimension	90.2(W)*56.2(H)*6.1(T)MM
Viewing area	84(W)*44(H) MM
Duty/bias	1/65DUTY,1/9BIAS
LCD mode	FSTN/POSITIVE/TRANSMISSIVE
Viewing direction	12:00 O'clock

2 BLOCK DIAGRAM





お LCD,LCM Specialist

3 DIMENSIONAL CD DRAWING





LCD,LCM Specialist





4 POWER SUPPLY



 Future
 Hunan Future Electronics Technology Co.,Ltd.

 LCD,LCM Specialist

5 PIN DESCRIPTION

Pin no.	Symbol	Function								
1	LED KG	BL Ground.								
2	LED KR	BL Ground.								
3	LED KB	BL Ground.								
4	LED A	BL Power .								
5	NC	NC								
6	PSB	PSB selects the interface type: Serial or Parallel.								
7	VG	VG is the LCD driving voltage for segment circuits.								
8	V0	V0 is the LCD driving voltage for common circuits at negative frame.								
9	XV0	XV0 is the LCD driving voltage for common circuits at positive frame.								
10	VSS	Ground.								
11	VDD	Power .								
12-19	D7-D0	When using 8-bit parallel interface: (6800 or 8080 mode) 8-bit bi-directional data bus. Connect to the data bus of 8-bit microprocessor. When CSB is non-active (CSB="H"), D[7:0] pins are high impedance. When using serial interface: 4-line SPI, 3-line SPI or 12C serial interface D[0]=SCL: Serial clock input. D[1]=SDA_IN: Serial data input. D[2:3]=SDA_OUT: Serial data output. D[1:3] must be connected together as SDA. D[4:7]=(1,1,1): ID Pin. D[4:7] should fix to "H" or "L" by VDDH or VSSL.								
		Read/Write execution control pin. When PSB is "H",								
20	ERD	C86 MP 0 Type ERD Description H 6800 series E Read/Write control input pin. R/W="H": When E is "H", D[7:0] are in output mode. R/W="L": Signals on D[7:0] are latched at the falling edge of E signal. L 8080 series /RD Read enable input pin. When /RD is "L", D[7:0] are in output mode. ERD is used to decide slave address (SA0) in I2C serial interface. ERD is not used in 3-Line and 4-Line SPI interface and should fix to "H"								
		by VDD1 or VDDH.								
		Ces MPU PWP Description								
21	DWD	Type W/X Description H 6800 series R/W Read/Write control input pin. R/W="H": read. R/W="L": write.								
21	KWK	L 8080 series WR Witte enable input pin. Signals on D[7:0] will be latched at the rising edge of /WR signal. RWR is used to decide slave address (SA1) in I2C serial interface. Interface.								
		RWR is not used in 3-line and 4-line SPI interface and should fix to "H" by VDD1 or VDDH.								
		It determines whether the access is related to data or command.								
22	A0	A0="H" : Indicates that signals on D[7:0] are display data.								
		A0="L" : Indicates that signals on D[7:0] are command.								
22	рстр	Hardware reset input pin. When RSTB is "L", internal initialization is								
		executed and the internal registers will be initialized.								
24	CSB	Chip select input pin. Interface access is enabled when CSB is "L". When CSB is non-active (CSB="H"), D[7:0] pins are high impedance.								



LCD,LCM Specialist

<u>6 MAXIMUM ABSOLUTE LIMIT (T=25°C)</u>

Item	Symbol	Standard value	Unit
supply voltage	V _{-DD}	-0.3~4	V
LCD power supply voltage	V0-XV0	-0.3~18	V
Input Voltage	VIN	-0.3 to VDD1+0.3	V
Operating temperature	Topr	-20~+70	°C
Storage temperature	Tstg	-30~+70	°C

<u>7 ELECTRICAL CHARACTERISTICS</u>

Item	Symbol	Min	Туре	Max	Unit	Test condition
Operating Voltage	VDD	-	3.0	-	V	
Torrect and Ite and	VIL	VSS1	-	0.3VDD1	V	
input voltage	VIH	0.7VDD1	-	VDD1	V	-
Outrast scalta as	VOL	VSS1	-	0.2VDD1	V	-
Output vonage	VOH	0.8VDD1	-	VDD1	V	-
LCD driving voltage	VLCD	8.8	9.0	9.2	V	-

7.1 DC Characteristics(T=30°C~+85°C, VSS=0V)

Note: VSS=0V.

7.2 Backlight Specifications Absolute maximum rating(Ta=25°C)

Item	Symbol	Min	Тур	Max	Unit	Condition		
Forward voltage	VFR	-	11.5	-	V	If=20mA		
Forward voltage	VFG	-	16.5	-	V	If=20mA		
Forward voltage	VFB	-	16.75	-	V	If=20mA		
Color	RGB							

で*抗特* LCD,LCM Specialist

Item		Symbol	Condition	Min	Тур	Max	Unit	Remark	Note
			$\Phi = 90^{\circ}$		25		deg	FIG 5.	6
Viewing and	la ronga	θ	$\Phi = 270^{0}$		35		deg	FIG 5.	6
v lewing ang	le range	(Cr ≥2)	$\Phi = 0_0$		35		deg	FIG 5.	6
			$\Phi = 180^{0}$		35		deg	FIG 5.	6
		Tr			250		ms	FIG.3	4
Kesponse	time	Tf			200		ms	FIG.3	4
Contrast 1	ratio	Cr	$\theta = 0^0$					FIG 4.	1
Luminance uniformity		δ RGB	τa=25°C	75			%	FIG 4.	3
Surface Luminance		Lv			150		cd/m ²	FIG 4.	2
CIE(x,y)		x	$\theta = 0^0$						_
chromaticity	White	у	$\begin{array}{c} \Psi = 0^{\circ} \\ Ta = 25^{\circ} C \end{array}$					FIG 4.	5

7.3 Electro-Optical Characteristics

Note 1. Contrast Ratio(CR) is defined mathematically as For more information see FIG 4.:

Contrast Ratio = Average Surface Luminance with all white pixels (P 1, P2, P 3, P4, P5) Average Surface Luminance with all black pixels (P1, P2, P 3, P4, P5)

Note 2. Surface luminance is the center point across the LCD surface 500mm from the surface with all pixels displaying white. For more information see FIG 4.

Lv = Average Surface Luminance with all white pixels (P1, P2, P3,P4, P5)

Note 3. The uniformity in surface luminance , δ WHITE is determined by measuring luminance at each test position 1 through 5, and then dividing the maximum luminance of 5 points luminance by minimum luminance of 5 points luminance. For more information see FIG 4.

 $\delta_{\text{WHITE}} = \frac{\text{Minimum Surface Luminance with all white pixels (P1, P2, P3, P4, P5)}}{\text{Maximum Surface Luminance with all white pixels (P1, P2, P3, P4, P5)}}$

- **Note 4.** Response time is the time required for the display to transition from White to black(Rise Time, Tr) and from black to white(Decay Time, Tf). For additional information see FIG 3.
- **Note 5**. CIE (x, y) chromaticity, The x, y value is determined by measuring luminance at each test position 1 through 5, and then make average value



Note 6. Viewing angle is the angle at which the contrast ratio is greater than 2,for TFT module the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG 5.

FIG.1 Optical Characteristic Measurement Equipment and Method



FIG.2 Measuring method for optical characteristics in Reflective mode



FIG. 3 The definition of Response Time

The response time is defined as the following figure and shall be measured by switching the input signal for "black" and "white".



The values specified are at an approximate distance 500 mm from the LCD surface at a viewing angle of and equal to 0° . Measurement condition : back-light source , with polarizer

FIG. 4 Measuring method for Contrast ratio, surface luminance, Luminance uniformity,

CIE (x, y) chromaticity

<measuring point for luminance variation> <measuring point for surface luminance>



Light source spot size =2mm , H,V : Active Area, measurement device is TOPCON luminance meter BM-7



FIG. 5 The definition of viewing angle

<dimension of viewing angle range>



Future Hunan Future Electron Z fft # LCD,LCM Specialist

7.4 AC Characteristics

14-1 System Bus Timing for 6800 Series MPU



Item	Signal	Symbol	Condition	Min.	Max.	Unit
Address setup time		tAW6		0	<u></u>	
Address hold time	AU	tAH6		10		
System cycle time	1 1	tCYC6		240		
Enable L pulse width (WRITE)		tEWLW		80	-	
Enable H pulse width (WRITE)	E	tEWHW		80		
Enable L pulse width (READ)	1	tEWLR		80	-	ns
Enable H pulse width (READ)		tEWHR		140	-]
Write data setup time	2	tDS6		40	-	1
Write data hold time		tDH6		10		1
Read data access time	D[/:0]	tACC6	CL = 16 pF	-	70	1
Read data output disable time	8	tOH6	CL = 16 pF	5	50	

(VDD1 = 2.8V , Ta = 25°C) Condition Max. Unit Item Signal Symbol Min. tAW6 0 Address setup time AD Address hold time tAH6 0 -System cycle time tCYC6 400 Enable L pulse width (WRITE) tEWLW 220 Enable H pulse width (WRITE) E **tEWHW** 180 Enable L pulse width (READ) **tEWLR** 220 ____ ns Enable H pulse width (READ) **tEWHR** 180 _ Write data setup time tDS6 40 _ Write data hold time tDH6 20 D[7:0] Read data access time tACC6 CL = 16 pF 140 CL = 16 pF 100 Read data output disable time tOH6 10

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Address setup time		tAW6		0	-	
Address hold time	AU	tAH6		0	-	1
System cycle time	S 33	tCYC6		640	i e	
Enable L pulse width (WRITE)	1	tEWLW		360	i en i	
Enable H pulse width (WRITE)	E	tEWHW		280	-	
Enable L pulse width (READ)		tEWLR		360		ns
Enable H pulse width (READ)	2	tEWHR		280		
Write data setup time	87 G	tDS6		80	-	
Write data hold time		tDH6		20	1000	
Read data access time	_ D[/:0]	tACC6	CL = 16 pF	10775	240	
Read data output disable time		tOH6	CL = 16 pF	10	200	

*1 The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, (tr + tf) ≤ (tCYC6 - tEWLW - tEWHW) for (tr + tf) ≤ (tCYC6 - tEWLR - tEWHR) are specified.

*2 All timing is specified using 20% and 80% of VDD1 as the reference.

*3 tEWLW and tEWLR are specified as the overlap between CSB being "L" and E.

Future で加持

LCD,LCM Specialist

8 Instruction Description

IN OTHER LOTION	COMMAND BYTE							DECODIDEION			
INSTRUCTION	AU	(RWR)	D7	D6	D5	D4	D3	D2	D1	D0	DESCRIPTION
(1) Display ON/OFF	0	0	1	0	1	0	1	1	1	D	D=1, display ON D=0, display OFF
(2) Set Start Line	0	0	0	1	S5	S4	S3	S2	S1	S0	Set display start line
(3) Set Page Address	0	0	1	0	1	1	Y3	Y2	Y1	Y0	Set page address
(00.10.1	0	0	0	0	0	1	X7	X6	X5	X4	Set column address (MSB)
(4)Set Column Address	0	0	0	0	0	0	X3	X2	X1	XO	Set column address (LSB)
(5) Read Status	0	1	0	MX	D	RST	0	0	0	0	Read IC Status
(6) Write Data	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write display data to RAM
(7) Read Data	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read display data from RAM
(8) SEG Direction	0	0	1	0	1	0	0	0	0	мх	Set scan direction of SEG MX=1, reverse direction MX=0, normal direction
(9) Inverse Display	0	0	1	0	1	0	0	1	1	INV	INV =1, inverse display INV =0, normal display
(10) All Pixel ON	0	0	1	0	1	0	0	1	0	AP	AP=1, set all pixel ON AP=0, normal display
(11) Bias Select	0	0	1	0	1	0	0	0	1	BS	Select bias setting 0=1/9; 1=1/7 (at 1/65 duty)
(12) Read-modify-Write	0	0	1	1	1	0	0	0	0	0	Column address increment: Read:+0, Write:+1
(13) END	0	0	1	1	1	0	1	1	1	0	Exit Read-modify-Write mode
(14) RESET	0	0	1	1	1	0	0	0	1	0	Software reset
(15) COM Direction	0	0	1	1	0	0	MY				Set output direction of COM MY=1, reverse direction MY=0, normal direction
(16) Power Control	0	0	0	0	1	0	1	VB	VR	VF	Control built-in power circuit ON/OFF
(17) Regulation Ratio	0	0	0	0	1	0	0	RR2	RR1	RR0	Select regulation resistor ratio
(10) 0.151	0	0	1	0	0	0	0	0	0	1	Double command!! Set
(18) Set EV	0	0	0	0	EV5	EV4	EV3	EV2	EV1	EV0	electronic volume (EV) level
	0	0	1	1	1	1	1	0	0	0	Double command!!
(19) Set Booster	0	0	0	0	0	0	0	0	0	BL	Set booster level: BL=0: 4X BL=1: 5X
(20) Power Save	0	0		201 X01	Co	mpound	Comm	and	0	02 X1	Display OFF + All Pixel ON
(21) NOP	0	0	1	1	1	0	0	0	1	1	No operation
(00) Cot N Line	0	0	1	0	0	0	0	1	0	1	Cot NUL In a low services
(22) Set N-Line	0	0	0	0	0	NL4	NL3	NL2	NL1	NLO	-Set N-Line Inversion
(23) Release N-Line	0	0	1	0	0	0	0	1	0	0	Exit N-Line inversion
(24) SDI Dood Clature	0	1	1	1	1	1	1	1	0	0	SDI road status sammand
(24) SPI Read Status	0	1	0	MX	D	RST	ID3	ID2	ID1	ID0	Ser read status command
(25) SPI Read DDRAM	0	1	1	1	1	1	1	1	0	1	SPI read DDRAM command
(25) SPI Read DDRAM	1	1	D7	D6	D5	D4	D3	D2	D1	D0	SFI read DDRAW command

INSTRUCTION		R/W			C	DESCRIPTION					
Markochow	AU	(RWR)	D7	D6	D5	D4	D3	D2	D1	DO	DESCRIPTION
				EX	TENSIC	ON CON	MAND	SET			
Extension Command Set	0	0	1	1	1	1	1	1	1	Mode	Mode=1: Enter extension command table Mode=0: Exit extension command table
(1) High Power Mode ON	0	0	0	1	1	0	1	0	1	1	Enter high power mode
(2) High Power Mode OFF	0	0	0	1	1	0	0	1	0	0	Exit high power mode
•	0	0	0	1	1	1			DSM	0	Complex command
	0	0	1	1	0	1	DT3	DT2	DT1	DT0	DSM=1: Enter display setting
(3) Display Setting Mode	0	0	1	0	0	1	0	BA2	BA1	BA0	When DSM=1. Set
	0	0	1	0	0	1	1	FR2	FR1	FR0	duty(DT[3:0]), bias(BA[2:0]), frame rate(FR[2:0])

Note: 1. Symbol "-" means this bit can be "H" or "L".

2. Do not use instructions not listed in these tables.



9 QUALITY SPECIFICATIONS

9.1 Defect classification

Classify		Item	Note	AQL
Major	Display	Short or open circuit	1	0.65
	state	Contrast defect (dim, ghost)		
		LC leakage		
		Flickering		
		No display		
		Wrong viewing direction	2	
		Wrong Back-light	7	
	Non-display	Flat cable or pin reverse	9	
		Wrong or missing component	10	
Minor	Display	Background color deviation	2	1.5
	state	Black spot and dust	3	
		Line defect	4	
		Scratch		
		Rainbow	5	
		Pin hole	6	
	Polarizer	Bubble and foreign material	3	
		Scratch	4	
	РСВ	Scratch	4	
	Soldering	Poor connection	8	
	Wire	Poor connection	9	



9.2 Note on defect classification

No.	Item	Criterion			
1	Short or open circuit		Not allo		
	LC leakage				
	Flickering				
	No display				
	Wrong viewing direction				
	Wrong Back-light				
2	Contrast defect	Refer to approval sample			
	Background color deviation				
3	Point defect, Black spot, dust (incl. Polarizer) $\phi = (X+Y)/2$	Y X	-	Point Size ¢≤0.10 0.10<¢≤0.15 0.15<¢≤0.2 ¢>0.2	Acceptable Qty. Disregard Positive:3 Negative:2 Positive:2 Negative:1 0
4	Line defect		L 3.0≥ 2.0≥ 1.0≥	Line 0.015≥W L 0.03≥W L 0.05≥W L 0.1>W 0.05 <w< td=""></w<>	Acceptable Qty. Disregard 2 1 Applied as point defect Unit: mm
5	Rainbow	Not more than two color changes across the viewing area.			



No.	Item	Criterion			
6	Segment pattern W = Segment width $\phi = (X+Y)/2$	(1) Pin hole $\phi < 0.10$ mm is acceptable.			
		XPoint SizeAcceptable Qty $\phi \leq 1/4W$ DisregardY $1/4W < \phi \leq 1/2W$ Y $1/4W < \phi \leq 1/2W$ $\phi > 1/2W$ 0WUnit: mm			
7	Back-light	 (1) The color of backlight should correspond its specification. (2) Not allow flickering 			
8	Soldering	 (1) Not allow heavy dirty and solder ball on PCB. (The size of dirty refer to point and dust defect) (2) Over 50% of lead should be soldered on Land. 			
9	Wire	 (1) Copper wire should not be rusted (2) Not allow crack on copper wire connection. (3) Not allow reversing the position of the flat cable. (4) Not allow exposed copper wire inside the flat cable. 			
10	PCB	(1) Not allow screw rust or damage.(2) Not allow missing or wrong putting of component.			











LCD,LCM Specialist

9.3. Reliability of LCM

Test Item	Content of Test	Test Condition	Note
High Temperature storage	Endurance test applying the high storage temperature for a long time.	+70℃,72hrs	2
Low Temperature storage	Endurance test applying the low storage temperature for a long time.	-30°C,72hrs	1,2
High Temperature Operation	Endurance test applying the electric stress (voltage current)and the high thermal stress for a long time.	+70°C72hrs	2
Low Temperature Operation	Endurance test applying the electric stress (voltage current)and the low thermal stress for a long time.	-20°C,72hrs	1,2
High Temperature/ Humidity Operation	Endurance test applying the electric stress (voltage current)and the high thermal with high humidity stress for a long time.	+60°C, 90%RH,96hrs	1,2
Thermal Shock resistance	Endurance test applying the electric stress (voltage current)during a cycle of low and high thermal stress.	-20 [°] C, 30min->25 [°] C, 5min-> 70C,30min =1 cycle 10 cycles	

Note 1: No condensation to be observed.

Note 2: Conducted after 4 hours of storage at 25° C, 0%RH.

Note 3: Test performed on product itself, not inside a container.

<u>10.Guarantee</u>

Our products could meet requirements of the environment.

RoHS is introduce European Union Directive 2011/65/EU, RoHS2.0 Requirements and Update.